View AD9640-105EBZ_8259797.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

14-bit, 80/105/125/150 msps, 1.8 v dual analog-to-digital converter ad9640 rev. b information furnished by analog devices is believed to be accurate and reliable. however, no responsibility is assumed by analog devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. specifications subject to change without notice. no license is granted by implication or otherwise under any patent or patent rights of analog devices. trademarks and registered trademarks are the property of their respective owners. one technology way, p.o. box 9106, norwood, ma 02062-9106, u.s.a. tel: 781.329.4700 www.analog.com fax: 781.461.3113 ?2007C2009 analog devices, inc. all rights reserved. features snr = 71.8 dbc (72.8 dbfs) to 70 mhz @ 125 msps sfdr = 85 dbc to 70 mhz @ 125 msps low power: 750 mw @ 125 msps snr = 71.6 dbc (72.6 dbfs) to 70 mhz @ 150 msps sfdr = 84 dbc to 70 mhz @ 150 msps low power: 820 mw @ 150 msps 1.8 v analog supply operation 1.8 v to 3.3v cmos output supply or 1.8 v lvds output supply integer 1 to 8 input clock divider if sampling frequencies to 450 mhz internal adc voltage reference integrated adc sample-and-hold inputs flexible analog input range: 1 v p-p to 2 v p-p differential analog inputs with 650 mhz bandwidth adc clock duty cycle stabilizer 95 db channel isolation/crosstalk serial port control user-configurable, built-in self-test (bist) capability energy-saving power-down modes integrated receive features fast detect/threshold bits composite signal monitor applications communications diversity radio systems multimode digital receivers gsm, edge, wcdma, lte, cdma2000, wimax, td-scdma i/q demodulation systems smart antenna systems general-purpose software radios broadband data applications functional block diagram 06547-001 vin+a vin?a vref sense vin?b vin+b d13a d0a clk+ clk? dcoa dcob d13b d0b agnd sync fd(0:3)b adc adc signal monitor data avdd dvdd fd(0:3)a drgnd programming data drvdd fd bits/threshold detect ref select duty cycle stabilizer multichip sync fd bits/threshold detect signal monitor interface dco generation divide 1to 8 signal monitor spi cmos output buffer cmos output buffer sha sha csb sclk/ dfs sdio/ dcs cml rbias smi sdo/ oeb smi sclk/ pdwn smi sdfs figure 1. product highlights 1. integrated dual 14-bit, 80/105/125/150 msps adc. 2. fast overrange detect and signal monitor with serial output. 3. signal monitor block with dedicated serial output mode. 4. proprietary differential input that maintains excellent snr performance for input frequencies up to 450 mhz. 5. operation from a single 1.8 v supply and a separate digital output driver supply to accommodate 1.8 v to 3.3 v logic families. 6. a standard serial port interface that supports various product features and functions, such as data formatting (offset binary, twos complement, or gray coding), enabling the clock dcs, power-down, and voltage reference mode. 7. pin compatibility with the ad9627 , ad9627-11 , and the ad9600 for a simple migration from 14 bits to 12 bits, 11 bits, or 10 bits.
ad9640 rev. b | page 2 of 52 table of contents features .............................................................................................. 1 applications ....................................................................................... 1 functional block diagram .............................................................. 1 product highlights ........................................................................... 1 revision history ............................................................................... 3 general description ......................................................................... 4 specifications ..................................................................................... 5 adc dc specificationsad9640abcpz-80, ad9640bcpz-80, ad9640abcpz-105, and ad9640bcpz-105 ......................................................................... 5 adc dc specificationsad9640abcpz-125, ad9640bcpz-125, ad9640abcpz-150, and ad9640bcpz-150 ......................................................................... 6 adc ac specificationsad9640abcpz-80, ad9640bcpz-80, ad9640abcpz-105, and ad9640bcpz-105 ......................................................................... 7 adc ac specificationsad9640abcpz-125, ad9640bcpz-125, ad9640abcpz-150, and ad9640bcpz 150 ......................................................................... 8 digital specifications ................................................................... 9 switching specificationsad9640abcpz-80, ad9640bcpz-80, ad9640abcpz-105, and ad9640bcpz-105 ..................................................................... 10 switching specificationsad9640abcpz-125, ad9640bcpz-125, ad9640abcpz-150, and ad9640bcpz-150 ..................................................................... 11 timing specifications ................................................................ 12 absolute maximum ratings .......................................................... 14 thermal characteristics ............................................................ 14 esd caution ................................................................................ 14 pin configurations and function descriptions ......................... 15 equivalent circuits ......................................................................... 19 typical performance characteristics ........................................... 20 theory of operation ...................................................................... 25 adc architecture ...................................................................... 25 analog input considerations .................................................... 25 voltage reference ....................................................................... 27 clock input considerations ...................................................... 28 power dissipation and standby mode .................................... 30 digital outputs ........................................................................... 31 timing ......................................................................................... 31 adc overrange and gain control .............................................. 32 fast detect overview ................................................................. 32 adc fast magnitude ................................................................. 32 adc overrange (or) ................................................................ 33 gain switching ............................................................................ 33 signal monitor ................................................................................ 35 peak detector mode................................................................... 35 rms/ms magnitude mode ......................................................... 35 threshold crossing mode ......................................................... 36 additional control bits ............................................................. 36 dc correction ............................................................................ 36 signal monitor sport output ................................................ 37 built-in self-test (bist) and output test .................................. 38 built-in self-test (bist) ............................................................ 38 output test modes ..................................................................... 38 channel/chip synchronization .................................................... 39 serial port interface (spi) .............................................................. 40 configuration using the spi ..................................................... 40 hardware interface ..................................................................... 40 configuration without the spi ................................................ 41 spi accessible features .............................................................. 41 memory map .................................................................................. 42 reading the memory map table .............................................. 42 external memory map .............................................................. 43 memory map register description ......................................... 46 applications information .............................................................. 49 design guidelines ...................................................................... 49 outline dimensions ....................................................................... 50 ordering guide .......................................................................... 51
ad9640 rev. b | page 3 of 52 revision history 12/09rev. a to rev. b added cp-64-6 package .................................................... universal changes to ordering guide ........................................................... 51 6/09rev. 0 to rev. a changes to applications section and product highlights section ............................................................................. 1 changes to general description section ....................................... 3 changes to specifications section ................................................... 4 changes to figure 2 ......................................................................... 11 changes to figure 3 ......................................................................... 12 changes to pin configurations and functional descriptions section ....................................................................... 12 changes to figure 11, figure 12, figure 14 ................................. 18 change to table 15 .......................................................................... 30 changes to adc overrange and gain control section ............ 31 changes to signal monitor section .............................................. 34 changes to table 25 ........................................................................ 42 changes to signal monitor period (register 0x113 to register 0x115) section .................................................................. 47 added lvds operation section ................................................... 48 added exposed pad notation to outline dimensions .............. 49 6/07revision 0: initial version
ad9640 rev. b | page 4 of 52 general description the ad9640 is a dual 14-bit, 80/105/125/150 msps analog-to- digital converter (adc). the ad9640 is designed to support communications applications where low cost, small size, and versatility are desired. the dual adc core features a multistage, differential pipelined architecture with integrated output error correction logic. each adc features wide bandwidth differential sample-and-hold analog input amplifiers supporting a variety of user-selectable input ranges. an integrated voltage reference eases design considerations. a duty cycle stabilizer is provided to compen- sate for variations in the adc clock duty cycle, allowing the converters to maintain excellent performance. the ad9640 has several functions that simplify the automatic gain control (agc) function in the system receiver. the fast detect feature allows fast overrange detection by outputting four bits of input level information with very short latency. in addition, the programmable threshold detector allows moni- toring of the incoming signal power using the four fast detect bits of the adc with very low latency. if the input signal level exceeds the programmable threshold, the fine upper threshold indicator goes high. because this threshold is set from the four msbs, the user can quickly turn down the system gain to avoid an overrange condition. the second agc-related function is the signal monitor. this block allows the user to monitor the composite magnitude of the incoming signal, which aids in setting the gain to optimize the dynamic range of the overall system. the adc output data can be routed directly to the two external 14-bit output ports. these outputs can be set from 1.8 v to 3.3 v cmos or 1.8 v lvds. flexible power-down options allow significant power savings, when desired. programming for setup and control is accomplished using a 3-bit spi-compatible serial interface. the ad9640 is available in a 64-lead lfcsp and is specified over the industrial temperature range of ?40c to +85c.
ad9640 rev. b | page 5 of 52 specifications adc dc specificationsad9640abcpz-80, ad9640bcpz-80, ad9640abcpz-105, and ad9640bcpz-105 avdd = 1.8 v, dvdd = 1.8 v, drvdd = 3.3 v, maximum sample rate, vin = ?1.0 dbfs differential input, 1.0 v internal reference, dcs enabled, fast detect outputs disabled, and signal monitor disabled, unless otherwise noted. table 1. parameter temperature ad9640abcpz- 80/ ad9640bcpz-80 ad9640abcpz- 105/ ad9640bcpz-105 unit min typ max min typ max resolution full 14 14 bits accuracy no missing codes full guaranteed guaranteed offset error full 0.3 0.6 0.3 0.6 % fsr gain error full 0.2 3.0 0.2 3.0 % fsr differential nonlinearity (dnl) 1 full 0.9 0.9 lsb 25c 0.4 0.4 lsb integral nonlinearity (inl) 1 full 5.0 5.0 lsb 25c 2.0 2.0 lsb matching characteristic offset error full 0.3 0.6 0.4 0.7 % fsr gain error full 0.1 0.5 0.1 0.5 % fsr temperature drift offset error full 15 15 ppm/c gain error full 95 95 ppm/c internal voltage reference output voltage error (1 v mode) full 2 15 2 15 mv load regulation @ 1.0 ma full 7 7 mv input referred noise vref = 1.0 v 25c 1.3 1.3 lsb rms analog input input span, vref = 1.0 v full 2 2 v p-p input capacitance 2 full 8 8 pf vref input resistance full 6 6 k power supplies supply voltage avdd, dvdd full 1.7 1. 8 1.9 1.7 1.8 1.9 v drvdd (cmos mode) full 1. 7 3.3 3.6 1.7 3.3 3.6 v drvdd (lvds mode) full 1. 7 1.8 1.9 1.7 1.8 1.9 v supply current i avdd 1 , 3 full 233 277 310 371 ma i dvdd 1 , 3 full 26 34 ma i drvdd 1 (3.3 v cmos) full 27 35 ma i drvdd 1 (1.8 v cmos) full 12 18 ma i drvdd 1 (1.8 v lvds) full 54 55 ma power consumption dc input full 452 492 603 657 mw sine wave input 1 (drvdd = 1.8 v) full 487 645 mw sine wave input 1 (drvdd = 3.3 v) full 550 730 mw standby power 4 full 52 68 mw power-down power full 2.5 6 2.5 6 mw 1 measured with a low input frequency, full-scale sine wa ve, with approximately 5 pf load ing on each output bit. 2 input capacitance refers to the effective capacitance between one differential input pin and agnd. see figure 8 for the equiva lent analog input structure. 3 the maximum limit applies to the combination of i avdd and i dvdd currents. 4 standby power is measured with a dc input and with the clk pins (clk+, clk ? ) inactive (set to avdd or agnd).
ad9640 rev. b | page 6 of 52 adc dc specificationsad9640abcpz-125, ad9640bcpz-125, ad9640abcpz-150, and ad9640bcpz-150 avdd = 1.8 v, dvdd = 1.8 v, drvdd = 3.3 v, maximum sample rate, vin = ?1.0 dbfs differential input, 1.0 v internal reference, dcs enabled, fast detect outputs disabled, and signal monitor disabled, unless otherwise noted. table 2. parameter temperature ad9640abcpz-125/ ad9640bcpz-125 ad9640abcpz-150 / ad9640bcpz-150 unit min typ max min typ max resolution full 14 14 bits accuracy no missing codes full guaranteed guaranteed offset error full 0.3 0.6 0.3 0.6 % fsr gain error full 0.2 3.0 0.2 3.0 % fsr differential nonlinearity (dnl) 1 full 0.9 ?0.95/+1.5 lsb 25c 0.4 ?0.4/+0.6 lsb integral nonlinearity (inl) 1 full 5.0 5.0 lsb 25c 2 2 lsb matching characteristic offset error 25c 0.4 0.7 0.4 0.7 % fsr gain error 25c 0.1 0.6 0.2 0.6 % fsr temperature drift offset error full 15 15 ppm/c gain error full 95 95 ppm/c internal voltage reference output voltage error (1 v mode) full 2 15 3 15 mv load regulation @ 1.0 ma full 7 7 mv input referred noise vref = 1.0 v 25c 1.3 1.3 lsb rms analog input input span, vref = 1.0 v full 2 2 v p-p input capacitance 2 full 8 8 pf vref input resistance full 6 6 k power supplies supply voltage avdd, dvdd full 1.7 1. 8 1.9 1.7 1.8 1.9 v drvdd (cmos mode) full 1. 7 3.3 3.6 1.7 3.3 3.6 v drvdd (lvds mode) full 1. 7 1.8 1.9 1.7 1.8 1.9 v supply current i avdd 1 , 3 full 385 470 419 517 ma i dvdd 1 , 3 full 42 50 ma i drvdd 1 (3.3 v cmos) full 44 53 ma i drvdd 1 (1.8 v cmos) full 22 27 ma i drvdd 1 (1.8 v lvds) 56 57 power consumption dc input full 750 846 820 938 mw sine wave input 1 (drvdd = 1.8 v) full 810 895 mw sine wave input 1 (drvdd = 3.3 v) full 910 1000 mw standby power 4 full 77 77 mw power-down power full 2.5 6 2.5 6 mw 1 measured with a low input frequency, full-scale sine wa ve, with approximately 5 pf load ing on each output bit. 2 input capacitance refers to the effective capacitance between one differential input pin and agnd. see figure 8 for the equiva lent analog input structure. 3 the maximum limit applies to the combination of i avdd and idvdd currents. 4 standby power is measured with a dc input and with the clk pins (clk+, clk ? ) inactive (set to avdd or agnd).
ad9640 rev. b | page 7 of 52 adc ac specificationsad9640abcpz-80, ad9640bcpz-80, ad9640abcpz-105, and ad9640bcpz-105 avdd = 1.8 v, dvdd = 1.8 v, drvdd = 3.3 v, maximum sample rate, vin = ?1.0 dbfs differential input, 1.0 v internal reference, dcs enabled, fast detect outputs disabled, and signal monitor disabled, unless otherwise noted. table 3. parameter 1 temperature ad9640abcpz-80/ ad9640bcpz-80 ad9640abcpz-105/ ad9640bcpz-105 unit min typ max min typ max signal-to-noise ratio (snr) f in = 2.3 mhz 25c 72.5 72.3 db f in = 70 mhz 25c 72.1 71.9 db full 70.5 70.2 db f in = 140 mhz 25c 71.6 71.3 db f in = 200 mhz 25c 71.0 70.3 db signal-to-noise and distortion (sinad) f in = 2.3 mhz 25c 72.2 72.0 db f in = 70 mhz 25c 71.6 71.6 db full 69 69.5 db f in = 140 mhz 25c 71.1 70.9 db f in = 200 mhz 25c 70.4 70.0 db effective number of bits (enob) f in = 2.3 mhz 25c 11.9 11.8 bits f in = 70 mhz 25c 11.8 11.8 bits f in = 140 mhz 25c 11.7 11.7 bits f in = 200 mhz 25c 11.6 11.5 bits worst second or third harmonic f in = 2.3 mhz 25c ?87 ?87 dbc f in = 70 mhz 25c ?85 ?85 dbc full ?75 ?74 dbc f in = 140 mhz 25c ?84 ?84 dbc f in = 200 mhz 25c ?83 ?83 dbc spurious-free dynamic range (sfdr) f in = 2.3 mhz 25c 87 87 dbc f in = 70 mhz 25c 85 85 dbc full 75 74 dbc f in = 140 mhz 25c 84 84 dbc f in = 200 mhz 25c 83 83 dbc worst other harmonic or spur f in = 2.3 mhz 25c ?93 ?93 dbc f in = 70 mhz 25c ?89 ?89 dbc full ?82 ?81 dbc f in = 140 mhz 25c ?89 ?89 dbc f in = 200 mhz 25c ?89 ?89 dbc two tone sfdr f in = 29.1 mhz, 32.1 mhz (?7 dbfs) 25c 85 85 dbc f in = 169.1 mhz, 172.1 mhz (?7 dbfs) 25c 82 82 dbc crosstalk 2 full ?95 ?95 db analog input bandwidth 25c 650 650 mhz 1 see application note an-835 , understanding high speed adc testing and evaluation , for a complete set of definitions. 2 crosstalk is measured at 100 mhz with ?1 dbfs on one channel an d no input on the alternate channel.
ad9640 rev. b | page 8 of 52 adc ac specificationsad9640abcpz-125, ad9640bcpz-125, ad9640abcpz-150, and ad9640bcpz 150 avdd = 1.8 v, dvdd = 1.8 v, drvdd = 3.3 v, maximum sample rate, vin = ?1.0 dbfs differential input, 1.0 v internal reference, dcs enabled, fast detect outputs disabled, and signal monitor disabled, unless otherwise noted. table 4. parameter 1 temperature ad9640abcpz-125 ad9640bcpz-125 ad9640abcpz-150/ ad9640bcpz-150 unit min typ max min typ max signal-to-noise ratio (snr) f in = 2.3 mhz 25c 72.1 71.9 db f in = 70 mhz 25c 71.8 71.6 db full 70.2 69.5 db f in = 140 mhz 25c 71.4 70.9 db f in = 200 mhz 25c 70.8 70.0 db signal-to-noise and distortion (sinad) f in = 2.3 mhz 25c 71.8 71.6 db f in = 70 mhz 25c 71.4 71.0 db full 69.5 67.5 db f in = 140 mhz 25c 71.0 70.5 db f in = 200 mhz 25c 70.3 69.9 db effective number of bits (enob) f in = 2.3 mhz 25c 11.8 11.8 bits f in = 70 mhz 25c 11.7 11.8 bits f in = 140 mhz 25c 11.7 11.6 bits f in = 200 mhz 25c 11.6 11.5 bits worst second or third harmonic f in = 2.3 mhz 25c ?86.5 ?86.5 dbc f in = 70 mhz 25c ?85 ?84 dbc full ?74 ?73 dbc f in = 140 mhz 25c ?84 ?83.5 dbc f in = 200 mhz 25c ?83 ?77 dbc spurious-free dynamic range (sfdr) f in = 2.3 mhz 25c 86.5 86.5 dbc f in = 70 mhz 25c 85 84 dbc full 74 73 dbc f in = 140 mhz 25c 84 83.5 dbc f in = 200 mhz 25c 83 77 dbc worst other harmonic or spur f in = 2.3 mhz 25c ?92 ?92 dbc f in = 70 mhz 25c ?89 ?90 dbc full ?80 ?80 dbc f in = 140 mhz 25c ?89 ?90 dbc f in = 200 mhz 25c ?89 ?90 dbc two tone sfdr f in = 29.1 mhz, 32.1 mhz (?7 dbfs) 25c 85 85 dbc f in = 169.1 mhz, 172.1 mhz (?7 dbfs) 25c 82 82 dbc crosstalk 2 full ?95 ?95 db analog input bandwidth 25c 650 650 mhz 1 see the an-835 application note, understanding high speed adc testing and evaluation , for a complete set of definitions. 2 crosstalk is measured at 100 mhz with ?1 dbfs on one channel an d no input on the alternate channel.
ad9640 rev. b | page 9 of 52 digital specifications avdd = 1.8 v, dvdd = 1.8 v, drvdd = 3.3 v, maximum sample rate, vin = ?1.0 dbfs differential input, 1.0 v internal reference, a nd dcs enabled, unless otherwise noted. table 5. parameter temperature min typ max unit differential clock inputs (clk+, clk?) logic compliance cmos/lvds/lvpecl internal common-mode bias full 1.2 v differential input voltage full 0.2 6 v p-p input voltage range full agnd ? 0.3 avdd + 1.6 v input common-mode range full 1.1 avdd v high level input voltage full 1.2 3.6 v low level input voltage full 0 0.8 v high level input current full ?10 +10 a low level input current full ?10 +10 a input capacitance full 4 pf input resistance full 8 10 12 k sync input logic compliance cmos internal bias full 1.2 v input voltage range full agnd ? 0.3 avdd + 1.6 v high level input voltage full 1.2 3.6 v low level input voltage full 0 0.8 v high level input current full ?10 +10 a low level input current full ?10 +10 a input capacitance full 4 pf input resistance full 8 10 12 k logic input (csb) 1 high level input voltage full 1.22 3.6 v low level input voltage full 0 0.6 v high level input current full ?10 +10 a low level input current full 40 132 a input resistance full 26 k input capacitance full 2 pf logic input (sclk/dfs) 2 high level input voltage full 1.22 3.6 v low level input voltage full 0 0.6 v high level input current (vin = 3.3 v) full ?92 ?135 a low level input current full ?10 +10 a input resistance full 26 k input capacitance full 2 pf logic inputs/outputs (sdio/dcs, smi sdfs) 1 high level input voltage full 1.22 3.6 v low level input voltage full 0 0.6 v high level input current full ?10 +10 a low level input current full 38 128 a input resistance full 26 k input capacitance full 5 pf logic inputs/outputs (smi sdo/oeb, smi sclk/pdwn) 2 high level input voltage full 1.22 3.6 v low level input voltage full 0 0.6 v high level input current (vin = 3.3 v) full ?90 ?134 a low level input current full ?10 +10 a input resistance full 26 k input capacitance full 5 pf
ad9640 rev. b | page 10 of 52 parameter temperature min typ max unit digital outputs cmos modedrvdd = 3.3 v high level output voltage (i oh = 50 a) full 3.29 v high level output voltage (i oh = 0.5 ma) full 3.25 v low level output voltage (i ol = 1.6 ma) full 0.2 v low level output voltage (i ol = 50 a) full 0.05 v cmos modedrvdd = 1.8 v high level output voltage (i oh = 50 a) full 1.79 v high level output voltage (i oh = 0.5 ma) full 1.75 v low level output voltage (i ol = 1.6 ma) full 0.2 v low level output voltage (i ol = 50 a) full 0.05 v lvds modedrvdd = 1.8 v differential output voltage (v od ), ansi mode full 250 350 450 mv output offset voltage (v os ), ansi mode full 1.15 1.25 1.35 v differential output voltage (v od ), reduced swing mode full 150 200 280 mv output offset voltage (v os ), reduced swing mode full 1.15 1.25 1.35 v 1 pull up. 2 pull down. switching specificationsad9640abcpz -80, ad9640bcpz-80, ad9640abcpz-105, and ad9640bcpz-105 avdd = 1.8 v, dvdd = 1.8 v, drvdd = 3.3 v, maximum sample rate, vin = ?1.0 dbfs differential input, 1.0 v internal reference, dcs enabled, unless otherwise noted. table 6. parameter temp ad9640abcpz-80 ad9640bcpz-80 ad9640abcpz-105/ ad9640bcpz-105 unit min typ max min typ max clock input parameters input clock rate full 625 625 mhz conversion rate dcs enabled 1 full 20 80 20 105 msps dcs disabled 1 full 10 80 10 105 msps clk perioddivide by 1 mode (t clk ) full 12.5 9.5 ns clk pulse width high divide by 1 mode, dcs enabled full 3. 75 6.25 8.75 2.85 4.75 6.65 ns divide by 1 mode, dcs disabled full 5.63 6.25 6.88 4.28 4.75 5.23 ns divide by 2 mode, dcs enabled full 1.6 1.6 ns divide by 3 through 8, dcs enabled full 0.8 0.8 ns data output parameters (data, fd) cmos modedrvdd = 3.3 v data propagation delay (t pd ) 2 full 2.2 4.5 6. 4 2.2 4.5 6.4 ns dco propagation delay (t dco ) full 3.8 5.0 6. 8 3.8 5.0 6.8 ns setup time (t s ) full 6.25 5.25 ns hold time (t h ) full 5.75 4.25 ns cmos modedrvdd = 1.8 v data propagation delay (t pd ) 2 full 2.4 5.2 6.9 2.4 5.2 6.9 ns dco propagation delay (t dco ) full 4.0 5.6 7. 3 4.0 5.6 7.3 ns lvds modedrvdd = 1.8 v data propagation delay (t pd ) 2 full 3.0 3.7 4.4 3.0 3.7 4.4 ns dco propagation delay (t dco ) full 5.4 7.0 8. 4 5.2 6.4 7.6 ns
ad9640 rev. b | page 11 of 52 parameter temp ad9640abcpz-80 ad9640bcpz-80 ad9640abcpz-105/ ad9640bcpz-105 unit min typ max min typ max cmos mode pipeline delay (latency) full 12 12 cycles lvds mode pipeline delay (latency) channel a/channel b 12/12.5 12/12.5 cycles aperture delay (t a ) full 1.0 1.0 ns aperture uncertainty (jitter, t j ) full 0.1 0.1 ps rms wake-up time 3 full 350 350 s out-of-range recovery time full 2 2 cycles 1 conversion rate is the clock rate after the divider. 2 output propagation delay is measured from clk 50% transition to data 50% transition, with 5 pf load. 3 wake-up time is dependent on the value of the decoupling capacitors. switching specificationsad9640abcpz -125, ad9640bcpz-125, ad9640abcpz-150, and ad9640bcpz-150 avdd = 1.8 v, dvdd = 1.8v, drvdd = 3.3 v, maximum sample rate, vin = ?1.0 dbfs differential input, 1.0 v internal reference, dc s enabled, unless otherwise noted. table 7. parameter temperature ad9640abcpz-125/ ad9640bcpz-125 ad9640abcpz-150/ ad9640bcpz-150 unit min typ max min typ max clock input parameters input clock rate full 625 625 mhz conversion rate dcs enabled 1 full 20 125 20 150 msps dcs disabled 1 full 10 125 10 150 msps clk perioddivide by 1 mode (t clk ) full 8 6.66 ns clk pulse width high divide by 1 mode, dcs enabled fu ll 2.4 4 5.6 2.0 3.33 4.66 ns divide by 1 mode, dcs disabled fu ll 3.6 4 4.4 3.0 3.33 3.66 ns divide by 2 mode, dcs enabled full 1.6 1.6 ns divide by 3 through 8, dcs enabled full 0.8 0.8 ns data output parameters (data, fd) cmos modedrvdd = 3.3 v data propagation delay (t pd ) 2 full 2.2 4.5 6. 4 2.2 4.5 6.4 ns dco propagation delay (t dco ) full 3.8 5.0 6. 8 3.8 5.0 6.8 ns setup time (t s ) full 4.5 3.83 ns hold time (t h ) full 3.5 2.83 ns cmos modedrvdd = 1.8 v data propagation delay (t pd ) 2 full 2.4 5.2 6.9 2.4 5.2 6.9 ns dco propagation delay (t dco ) full 4.0 5.6 7. 3 4.0 5.6 7.3 ns lvds modedrvdd = 1.8 v data propagation delay (t pd ) 2 full 3.0 3.8 4.5 3.0 3.8 4.5 ns dco propagation delay (t dco ) full 5.0 6.2 7. 4 4.8 5.9 7.3 ns cmos mode pipeline delay (latency) full 12 12 cycles lvds mode pipeline delay (latency) channel a/channel b 12/12.5 12/12.5 cycles aperture delay (t a ) full 1.0 1.0 ns aperture uncertainty (jitter, t j ) full 0.1 0.1 ps rms wake-up time 3 full 350 350 s out-of-range recovery time full 3 3 cycles 1 conversion rate is the clock rate after the divider. 2 output propagation delay is measured from clk 50% transition to data 50% transition, with 5 pf load. 3 wake-up time is dependent on the value of the decoupling capacitors.
ad9640 rev. b | page 12 of 52 timing specifications table 8. parameter conditions min typ max unit sync timing requirements t ssync sync to rising edge of clk setup time 0.24 ns t hsync sync to rising edge of clk hold time 0.40 ns spi timing requirements t ds setup time between the data and th e rising edge of sclk 2 ns t dh hold time between the data and the rising edge of sclk 2 ns t clk period of the sclk 40 ns t s setup time between csb and sclk 2 ns t h hold time between csb and sclk 2 ns t high sclk pulse width high 10 ns t low sclk pulse width low 10 ns t en_sdio time required for the sdio pin to switch from an input to an output relative to th e sclk falling edge 10 ns t dis_sdio time required for the sdio pin to switch from an output to an input relative to the sclk rising edge 10 ns sport timing requirements t cssclk delay from rising edge of clk+ to rising edge of smi sclk 3.2 4.5 6.2 ns t ssclksdo delay from rising edge of smi sclk to smi sdo ?0.4 0 +0.4 ns t ssclksdfs delay from rising edge of smi sclk to smi sdfs ?0.4 0 +0.4 ns timing diagrams clk+ dcoa/dcob c h a/b dat a n n+ 1 n+2 n+ 3 n+ 4 n+ 5 n+ 6 n+ 7 n+ 8 n ? 12 n ? 11 n ? 9 n ? 8 n ? 7 n ? 6 n ? 5 n ? 4 n ? 13 clk? t clk t pd t s t h t dco t clk t a ch a/b fast detect n ? 1 n + 2 n + 3 n + 4 n + 5 n + 6 n ? 3 n ? 2 06547-021 n ? 10 n + 1 n figure 2. cmos output mode data and fast detect output timing (fast detect mode 0)
ad9640 rev. b | page 13 of 52 clk+ dco? dco+ c h a/ch b dat a n n + 1 n + 2 n + 3 n + 4 n + 5 n + 6 n + 7 n + 8 n ? 12 n ? 11 n ? 9 n ? 8 n ? 7 n ? 6 n ? 5 n ? 4 n ? 13 clk? t clk t pd t clk t a ch a/ch b fast detect ababababababababa a b n ? 10 n ? 6 n ? 5 n ? 3 n ? 2 n ? 1 n n + 1 n + 2 n ? 7 ababababababababa a b n ? 4 t dco 06547-089 figure 3. lvds mode data and fast detect output timi ng (fast detect mode 1 thro ugh fast detect mode 5) sync clk+ t hsync t ssync 06547-072 figure 4. sync input timing requirements clk+ smi sclk smi sdfs 06547-082 data data smi sdo clk? t cssclk t ssclksdfs t ssclksdo figure 5. signal monitor sport ou tput timing (divide by 2 mode)
ad9640 rev. b | page 14 of 52 absolute maximum ratings thermal characteristics table 9. parameter rating electrical avdd, dvdd to agnd ?0.3 v to +2.0 v drvdd to drgnd ?0.3 v to +3.9 v agnd to drgnd ?0.3 v to +0.3 v avdd to drvdd ?3.9 v to +2.0 v vin+a/vin+b, vin?a/vin?b to agnd ?0.3 v to avdd + 0.2 v clk+, clk? to agnd ?0.3 v to +3.9 v sync to agnd ?0.3 v to +3.9 v vref to agnd ?0.3 v to avdd + 0.2 v sense to agnd ?0.3 v to avdd + 0.2 v cml to agnd ?0.3 v to avdd + 0.2 v rbias to agnd ?0.3 v to avdd + 0.2 v csb to agnd ?0.3 v to +3.9 v sclk/dfs to drgnd ?0.3 v to +3.9 v sdio/dcs to drgnd ?0.3 v to drvdd + 0.3 v smi sdo/oeb ?0.3 v to drvdd + 0.3 v smi sclk/pdwn ?0.3 v to drvdd + 0.3 v smi sdfs ?0.3 v to drvdd + 0.3 v d0a/d0b through d13a/d13b to drgnd ?0.3 v to drvdd + 0.3 v fd0a/fd0b through fd3a/fd3b to drgnd ?0.3 v to drvdd + 0.3 v dcoa/dcob to drgnd ?0.3 v to drvdd + 0.3 v environmental operating temperature range (ambient) ?40c to +85c maximum junction temperature under bias 150c storage temperature range (ambient) ?65c to +150c the exposed paddle must be soldered to the ground plane for the lfcsp package. soldering the exposed paddle to the customer board increases the reliability of the solder joints and maximizes the thermal capability of the package. table 10. thermal resistance package type airflow velocity (m/s) ja 1, 2 jc 1, 3 jb 1, 4 unit 64-lead lfcsp 9 mm 9 mm 0 18.8 0.6 6.0 c/w 1.0 16.5 c/w 2.0 15.8 c/w 1 jedec 51-7, plus jedec 25-5 2s2p test board. 2 per jedec jesd51-2 (still air) or jedec jesd51-6 (moving air). 3 per mil-std 883, method 1012.1. 4 per jedec jesd51-8 (still air). typical ja is specified for a 4-layer pcb with a solid ground plane. as shown, airflow improves heat dissipation, which reduces ja . in addition, metal in direct contact with the package leads from metal traces, through holes, ground, and power planes, reduces the ja . esd caution stresses above those listed under absolute maximum ratings may cause permanent damage to the device. this is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability.
ad9640 rev. b | page 15 of 52 notes 1. nc = no connect. 2. the exposed thermal pad on the bottom of the package provides the analog ground for the part. this exposed pad must be connected to ground for proper operation. pin configurations and function descriptions 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 d5a d6a d7a drgnd drvdd d8a d9a dvdd d10a d11a d12a d13a (msb) fd0a fd1a fd2a fd3a 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 drgnd d5b d4b d3b d2b d1b d0b (lsb) dvdd fd3b fd2b fd1b fd0b sync csb clk? clk+ 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 drvdd d6b d7b d8b d9b d10b d11b d12b d13b (msb) dcob dcoa d0a (lsb) d1a d2a d3a d4a sclk/dfs sdio/dcs avdd avdd vin+b vin?b rbias cml sense vref vin?a vin+a avdd smi sdfs smi sclk/pdwn smi sdo/oeb 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 06547-002 pin 1 indicator ad9640 parallel cmos top view (not to scale) exposed paddle, pin 0 (bottom of package) figure 6. pin configuration, lfcsp parallel cmos (top view) table 11. pin function descriptions (parallel cmos mode) pin no. mnemonic type description adc power supplies 20, 64 drgnd ground digital output ground. 1, 21 drvdd supply digital output driver supply (1.8 v to 3.3 v). 24, 57 dvdd supply digital power supply (1.8 v nominal). 36, 45, 46 avdd supply analog power supply (1.8 v nominal). 0 agnd, exposed pad ground the exposed thermal pad on the bottom of the package provides the analog ground for the part. this exposed pad must be connected to ground for proper operation. adc analog 37 vin+a input differential analog input pin (+) for channel a. 38 vin?a input differential analog input pin (?) for channel a. 44 vin+b input differential analog input pin (+) for channel b. 43 vin?b input differential analog input pin (?) for channel b. 39 vref input/output voltage reference input/output. 40 sense input voltage reference mode select. see table 14 for details. 42 rbias input/output external reference bias resistor. 41 cml output common mode level bias output for analog inputs. 49 clk+ input adc clock inputtrue. 50 clk? input adc clock inputcomplement.
ad9640 rev. b | page 16 of 52 pin no. mnemonic type description adc fast detect outputs 29 fd0a output channel a fast detect indicator. see table 18 for details. 30 fd1a output channel a fast detect indicator. see table 18 for details. 31 fd2a output channel a fast detect indicator. see table 18 for details. 32 fd3a output channel a fast detect indicator. see table 18 for details. 53 fd0b output channel b fast detect indicator. see table 18 for details. 54 fd1b output channel b fast detect indicator. see table 18 for details. 55 fd2b output channel b fast detect indicator. see table 18 for details. 56 fd3b output channel b fast detect indicator. see table 18 for details. digital inputs 52 sync input digital synchronization pin. slave mode only. digital outputs 12 d0a (lsb) output channel a cmos output data. 13 d1a output channel a cmos output data. 14 d2a output channel a cmos output data. 15 d3a output channel a cmos output data. 16 d4a output channel a cmos output data. 17 d5a output channel a cmos output data. 18 d6a output channel a cmos output data. 19 d7a output channel a cmos output data. 22 d8a output channel a cmos output data. 23 d9a output channel a cmos output data. 25 d10a output channel a cmos output data. 26 d11a output channel a cmos output data. 27 d12a output channel a cmos output data. 28 d13a (msb) output channel a cmos output data. 58 d0b (lsb) output channel b cmos output data. 59 d1b output channel b cmos output data. 60 d2b output channel b cmos output data. 61 d3b output channel b cmos output data. 62 d4b output channel b cmos output data. 63 d5b output channel b cmos output data. 2 d6b output channel b cmos output data. 3 d7b output channel b cmos output data. 4 d8b output channel b cmos output data. 5 d9b output channel b cmos output data. 6 d10b output channel b cmos output data. 7 d11b output channel b cmos output data. 8 d12b output channel b cmos output data. 9 d13b (msb) output channel b cmos output data. 11 dcoa output channel a data clock output. 10 dcob output channel b data clock output. spi control 48 sclk/dfs input spi serial clock/data fo rmat select pin in external pin mode. 47 sdio/dcs input/output spi serial data i/o/ duty cycle stabilizer in external pin mode. 51 csb input spi chip select (active low). serial port 33 smi sdo/oeb input/output signal monitor serial data outp ut/output enable input (active low) in external pin mode. 35 smi sdfs output signal monitor serial data frame sync. 34 smi sclk/pdwn input/output signal monitor serial clock o utput/power-down input in external pin mode.
ad9640 rev. b | page 17 of 52 pin 1 indicator 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 d7+ d8? d8+ drgnd drvdd d9? d9+ dvdd d10? d10+ d11? d11+ d12? d12+ (msb) + (msb) 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 drgnd d0+ (lsb) d0? (lsb) fd3+ fd3? fd2+ fd2? dvdd fd1+ fd1? fd0+ fd0? sync csb clk? clk+ 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 drvdd d1? d1+ d2? d2+ d3? d3+ d4? d4+ dco? dco+ d5? d5+ d6? d6+ d7? sclk/dfs sdio/dcs avdd avdd vin+b vin?b rbias cml sense vref vin?a vin+a avdd smi sdfs smi sclk/pdwn smi sdo/oeb 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 d13? d13 ad9640 parallel lvds top view (not to scale) exposed paddle, pin 0 (bottom of package) 06547-003 notes 1. nc = no connect. 2. the exposed thermal pad on the bottom of the package provides the analog ground for the part. this exposed pad must be connected to ground for proper operation. figure 7. pin configuration, lfcsp lvds (top view) table 12. pin function descriptions (interleaved parallel lvds mode) pin no. mnemonic type function adc power supplies 20, 64 drgnd ground digital output ground. 1, 21 drvdd supply digital output driver supply (1.8 v to 3.3 v). 24, 57 dvdd supply digital power supply (1.8 v nominal). 36, 45, 46 avdd supply analog power supply (1.8 v nominal). 0 agnd, exposed pad ground the exposed thermal pad on the bottom of the package provides the analog ground for the part. this exposed pad must be conne cted to ground for proper operation. adc analog 37 vin+a input differential analog input pin (+) for channel a. 38 vin?a input differential analog input pin (?) for channel a. 44 vin+b input differential analog input pin (+) for channel b. 43 vin?b input differential analog input pin (?) for channel b. 39 vref input/output voltage reference input/output. 40 sense input voltage reference mode select. see table 14 for details. 42 rbias input/output external reference bias resistor. 41 cml output common-mode level bias output for analog inputs. 49 clk+ input adc clock inputtrue. 50 clk? input adc clock inputcomplement. adc fast detect outputs 54 fd0+ output channel a/channel b lvds fast detect indicator 0true. see table 18 for details. 53 fd0? output channel a/channel b lvds fast detect indicator 0complement. see table 18 for details. 56 fd1+ output channel a/channel b lvds fast detect indicator 1true. see table 18 for details. 55 fd1? output channel a/channel b lvds fast detect indicator 1complement. see table 18 for details. 59 fd2+ output channel a/channel b lvds fast detect indicator 2true. see table 18 for details. 58 fd2? output channel a/channel b lvds fast detect indicator 2complement. see table 18 for details. 61 fd3+ output channel a/channel b lvds fast detect indicator 3true. see table 18 for details. 60 fd3? output channel a/channel b lvds fast detect indicator 3complement. see table 18 for details.
ad9640 rev. b | page 18 of 52 pin no. mnemonic type function digital inputs 52 sync input digital synchronization pin. slave mode only. digital outputs 63 d0+ (lsb) output channel a/channel b lvds output data 0true. 62 d0? (lsb) output channel a/channel b lvds output data 0complement. 3 d1+ output channel a/channel b lvds output data 1true. 2 d1? output channel a/channel b lvds output data 1complement. 5 d2+ output channel a/channel b lvds output data 2true. 4 d2? output channel a/channel b lvds output data 2complement. 7 d3+ output channel a/channel b lvds output data 3true. 6 d3? output channel a/channel b lvds output data 3complement. 9 d4+ output channel a/channel b lvds output data 4true. 8 d4? output channel a/channel b lvds output data 4complement. 13 d5+ output channel a/channel b lvds output data 5true. 12 d5? output channel a/channel b lvds output data 5complement. 15 d6+ output channel a/channel b lvds output data 6 true. 14 d6? output channel a/channel b lvds output data 6complement. 17 d7+ output channel a/channel b lvds output data 7true. 16 d7? output channel a/channel b lvds output data 7complement. 19 d8+ output channel a/channel b lvds output data 8true. 18 d8? output channel a/channel b lvds output data 8complement. 23 d9+ output channel a/channel b lvds output data 9true. 22 d9? output channel a/channel b lvds output data 9complement. 26 d10+ output channel a/channel b lvds output data 10true. 25 d10? output channel a/channel b lvds output data 10complement. 28 d11+ output channel a/channel b lvds output data 11true. 27 d11? output channel a/channel b lvds output data 11complement. 30 d12+ output channel a/channel b lvds output data 12true. 29 d12? output channel a/channel b lvds output data 12complement. 32 d13+ (msb) output channel a/channel b lvds output data 13true. 31 d13? (msb) output channel a/channe l b lvds output data 13complement. 11 dco+ output channel a/channel b lvds data clock outputtrue. 10 dco? output channel a/channel b lv ds data clock outputcomplement. spi control 48 sclk/dfs input spi serial clock/data fo rmat select pin in external pin mode. 47 sdio/dcs input/output spi serial data i/o/ duty cycle stabilizer in external pin mode. 51 csb input spi chip select (active low). signal monitor ports 33 smi sdo/oeb input/output signal monito r serial data output/output enable input (active low) in external pin mode. 35 smi sdfs output signal monitor serial data frame sync. 34 smi sclk/pdwn input/output signal monitor serial clock o utput/power-down input in external pin mode.
ad9640 rev. b | page 19 of 52 equivalent circuits v in 06547-004 figure 8. equivalent analog input circuit 1.2v 10k ? 10k? c lk+ clk? avdd 06547-005 figure 9. equivalent clock input circuit 0 6547-081 drvdd drgnd figure 10. digital output sdio/dcs 1k? 26k ? 06547-007 drvdd dvdd drvdd dvdd figure 11. equivalent sdio/dcs or smi sdfs circuit 06547-011 dvdd sclk/dfs 1k ? 26k ? figure 12. equivalent sc lk/dfs input circuit sense 1k? 06547-009 figure 13. equivalent sense circuit csb 1k ? 26k ? dvdd 06547-010 dvdd figure 14. equivalent csb input circuit 06547-096 v ref avdd 6k? figure 15. equivalent vref circuit
ad9640 rev. b | page 20 of 52 typical performance characteristics avdd = 1.8 v; dvdd = 1.8 v; drvdd = 3.3 v; sample rate = 150 msps, dcs enabled, 1 v internal reference; 2 v p-p differential input; vin = ?1.0 dbfs; and 64k sample; t a = 25c, unless otherwise noted. 0 ?120 0 06547-050 frequency (mhz) amplitude (dbfs) ?20 ?40 ?60 ?80 ?100 10 20 30 40 50 70 60 150msps 2.3mhz @ ?1dbfs snr = 71.9dbc (72.9dbfs) enob = 11.8 bits sfdr = 86dbc second harmonic third harmonic figure 16. ad9640-150 single-tone fft with f in = 2.3 mhz 0 ?120 0 06547-051 frequency (mhz) amplitude (dbfs) ?20 ?40 ?60 ?80 ?100 10 20 30 40 50 70 60 150msps 30.3mhz @ ?1dbfs snr = 71.7dbc (72.7dbfs) enob = 11.8 bits sfdr = 89.9dbc second harmonic third harmonic figure 17. ad9640-150 single-tone fft with f in = 30.3 mhz 0 ?120 0 06547-052 frequency (mhz) amplitude (dbfs) ?20 ?40 ?60 ?80 ?100 10 20 30 40 50 70 60 150msps 70mhz @ ?1dbfs snr = 71.5dbc (72.5dbfs) enob = 11.7 bits sfdr = 84dbc second harmonic third harmonic figure 18. ad9640-150 single-tone fft with f in = 70 mhz 0 ?120 0 06547-053 frequency (mhz) amplitude (dbfs) ?20 ?40 ?60 ?80 ?100 10 20 30 40 50 70 60 150msps 140.3mhz @ ?1dbfs snr = 70.9dbc (71.9dbfs) enob = 11.6 bits sfdr = 85.1dbc second harmonic third harmonic figure 19. ad9640-150 single-tone fft with f in = 140.3 mhz 0 ?120 0 06547-054 frequency (mhz) amplitude (dbfs) ?20 ?40 ?60 ?80 ?100 10 20 30 40 50 70 60 150msps 200.3mhz @ ?1dbfs snr = 70dbc (71dbfs) enob = 11.5 bits sfdr = 80dbc second harmonic third harmonic figure 20. ad9640-150 single-tone fft with f in = 200.3 mhz 0 ?120 0 06547-085 frequency (mhz) amplitude (dbfs) ?20 ?40 ?60 ?80 ?100 10 20 30 40 50 70 60 150msps 337mhz @ ?1dbfs snr = 68dbc (69dbfs) enob = 11 bits sfdr = 72.4db second harmonic third harmonic figure 21. ad9640-150 single-tone fft with f in = 337 mhz
ad9640 rev. b | page 21 of 52 0 ?120 0 06547-086 frequency (mhz) amplitude (dbfs) ?20 ?40 ?60 ?80 ?100 10 20 30 40 50 70 60 150msps 440mhz @ ?1dbfs snr = 65dbc (66dbfs) enob = 10.4 bits sfdr = 70.0db second harmonic third harmonic figure 22. ad9640-150 single-tone fft with f in = 440 mhz 0 ?120 0 06547-057 frequency (mhz) amplitude (dbfs) ?20 ?40 ?60 ?80 ?100 10 20 30 40 50 60 125 msps 2.3mhz @ ?1dbfs snr = 72.3dbc (73.3dbfs) enob = 11.8 bits sfdr = 88.4dbc second harmonic third harmonic figure 23. ad9640-125 single-tone fft with f in = 2.3 mhz 0 ?120 0 06547-058 frequency (mhz) amplitude (dbfs) ?20 ?40 ?60 ?80 ?100 10 20 30 40 50 60 125 msps 30.3mhz @ ?1dbfs snr = 72.1dbc (73.1dbfs) enob = 11.8 bits sfdr = 89.1dbc third harmonic second harmonic figure 24. ad9640-125 single-tone fft with f in = 30.3 mhz 0 ?120 0 06547-093 frequency (mhz) amplitude (dbfs) ?20 ?40 ?60 ?80 ?100 10 20 30 40 50 60 125msps 70mhz @ ?1dbfs snr = 71.8dbc (72.8dbfs) enob = 11.7 bits sfdr = 85dbc second harmonic third harmonic figure 25. ad9640-125 single-tone fft with f in = 70 mhz 0 ?120 0 06547-059 frequency (mhz) amplitude (dbfs) ?20 ?40 ?60 ?80 ?100 10 20 30 40 50 60 125 msps 140mhz @ ?1dbfs snr = 71.4dbc (72.4dbfs) enob = 11.7 bits sfdr = 87.1dbc second harmonic third harmonic figure 26. ad9640-125 single-tone fft with f in = 140 mhz 0 ?120 0 06547-060 frequency (mhz) amplitude (dbfs) ?20 ?40 ?60 ?80 ?100 10 20 30 40 50 60 125 msps 200mhz @ ?1dbfs snr = 70.8dbc (71.8dbfs) enob = 11.6 bits sfdr = 80.5dbc second harmonic third harmonic figure 27. ad9640-125 single-tone fft with f in = 200 mhz
ad9640 rev. b | page 22 of 52 120 100 80 60 40 20 0 ?90 ?80 ?70 ?60 ?50 ?40 ?30 ?20 ?10 06547-061 input amplitude (dbfs) snr/sfdr (dbc and dbfs) 0 sfdr (dbfs) snr (dbfs) sfdr (dbc) snr (dbc) 85db reference line figure 28. ad9640-150 single-ton e snr/sfdr vs. input amplitude (a in ) with f in = 2.3 mhz 120 100 80 60 40 20 0 ?90 ?80 ?70 ?60 ?50 ?40 ?30 ?20 ?10 06547-062 input amplitude (dbfs) snr/sfdr (dbc and dbfs) 0 sfdr (dbfs) snr (dbfs) sfdr (dbc) snr (dbc) 85db reference line figure 29. ad9640-150 single-ton e sfdr vs. input amplitude with f in = 98.12 mhz 95 90 85 80 75 70 65 60 0 06547-087 input frequency (mhz) snr/sfdr (dbc) 450 50 100 150 200 250 300 350 400 sfdr = +25c sfdr = ?40c sfdr = +85c snr = ?40c snr = +25c snr = +85c figure 30. ad9640-150 single-tone snr/sfdr vs. input frequency (f in ) and temperature with 2 v p-p full scale 95 90 85 80 75 70 65 60 0 06547-088 input frequency (mhz) snr/sfdr (dbc) 450 50 100 150 200 250 300 350 400 sfdr = +25c sfdr = ?40c sfdr = +85c snr = ?40c snr = +25c snr = +85c figure 31. ad9640-150 single-tone snr/sfdr vs. input frequency (f in ) and temperature with 1 v p-p full scale 0.8 ?1.0 ?40 06547-098 temperature (c) gain/offset error (%fsr) 0.6 0.4 0.2 0 ?0.2 ?0.4 ?0.6 ?0.8 ?200 20406080 gain offset figure 32. ad9640 gain and offset vs. temperature 0 ?100 ?80 ?60 ?40 ?20 ?120 ?90 ?78 ?66 ?54 ?42 ?30 ?18 06547-063 input amplitude (dbfs) snr/sfdr (dbc and dbfs) ?6 sfdr (dbfs) imd3 (dbfs) sfdr (dbc) imd3 (dbc) figure 33. ad9640-150 two-tone sfdr/imd3 vs. input amplitude (a in ) with f in1 = 29.1 mhz, f in2 = 32.1 mhz, f s = 150 msps
ad9640 rev. b | page 23 of 52 0 ?100 ?80 ?60 ?40 ?20 ?120 ?90 ?78 ?66 ?54 ?42 ?30 ?18 06547-064 input amplitude (dbfs) snr/sfdr (dbc and dbfs) ?6 sfdr (dbfs) sfdr (dbc) imd3 (dbc) imd3 (dbfs) figure 34. ad9640-150 two-tone sfdr/imd3 vs. input amplitude (a in ) with f in1 = 169.1 mhz, f in2 = 172.1 mhz, f s = 150 msps 0 61.44 0 ?120 06547-102 frequency (mhz) amplitude (dbfs) ?20 ?40 ?60 ?80 ?100 15.36 30.72 46.08 figure 35. ad9640-125, two 64 k wcdma carriers with f in = 170 mhz, f s = 122.88 msps 0 10 20 30 40 50 70 60 0 ?120 06547-065 frequency (mhz) amplitude (dbfs) ?20 ?40 ?60 ?80 ?100 150 msps 29.1mhz @?7dbfs 32.1mhz @?7dbfs sfdr = 86.1dbc (93dbfs) figure 36. ad9640-150 two-tone fft with f in1 = 29.1 mhz and f in2 = 32.1 mhz 0 10 20 30 40 50 70 60 0 ?120 06547-066 frequency (mhz) amplitude (dbfs) ?20 ?40 ?60 ?80 ?100 150 msps 169.1mhz @?7dbfs 172.1mhz @?7dbfs sfdr = 83.8dbc (90.8dbfs) figure 37. ad9640-150 two-tone fft with f in1 = 169.1 mhz and f in2 = 172.1 mhz 0 ?120 0 06547-100 frequency (mhz) amplitude (dbfs) 62.5 ?20 ?40 ?60 ?80 ?100 15.625 31.25 46.875 npr = 64.7dbc notch @ 18.5mhz notch width = 3mhz figure 38. ad9640 noise power ratio (npr) 0 150 100 70 06547-067 clock frequency (msps) snr/sfdr (dbc) 95 90 85 80 75 25 50 75 100 125 snr?side a snr?side b sfdr?side a sfdr?side b figure 39. ad9640-125 single-tone snr/sfdr vs. clock frequency (f s ) with f in = 2.3 mhz
ad9640 rev. b | page 24 of 52 10 0 n ? 4 output code number of hits (1m) 8 6 4 2 n ? 3 n ? 2 n ? 1 n n + 1 n + 2 n + 3 n + 4 1.3 lsb rms 06547-079 figure 40. ad9640 grounded input histogram 0 16,384 2.0 ?2.0 ?1.5 ?1.0 ?0.5 06547-068 output code inl error (lsb) 8192 1.5 1.0 0.5 0 2048 4096 6144 10,240 12,288 14,336 figure 41. ad9640 inl with f in = 10.3 mhz 0 16,384 0.5 ?0.5 ?0.4. ?0.3 ?0.2 ?0.1 06547-069 output code dnl error (lsb) 8192 0.4 0.3 0.2 0.1 0 2048 4096 6144 10,240 12,288 14,336 figure 42. ad9640 dnl with f in = 10.3 mhz 100 60 20 80 duty cycle (%) snr/sfdr (dbc) sfdr dcs on sfdr dcs off snr dcs off snr dcs on 95 90 85 80 75 70 65 40 60 06547-090 figure 43. ad9640 snr/sfdr vs. duty cycle with f in = 10.3 mhz 90 70 0.5 1.3 input common-mode voltage (v) snr/sfdr (dbc) 85 80 75 0.6 0.7 0.8 0.9 1.0 1.1 1.2 sfdr snr 06547-091 figure 44. ad9640 snr/sfdr vs. input common mode voltage (vcm) with f in = 30 mhz
ad9640 rev. b | page 25 of 52 theory of operation the ad9640 dual adc design can be used for diversity reception of signals, where the adcs are operating identically on the same carrier but from two separate antennae. the adcs can also be operated with independent analog inputs. the user can sample any f s /2 frequency segment from dc to 200 mhz using appropriate low-pass or band-pass filtering at the adc inputs with little loss in adc performance. operation to 450 mhz analog input is permitted but occurs at the expense of increased adc distortion. in nondiversity applications, the ad9640 can be used as a base- band receiver, where one adc is used for i input data and the other is used for q input data. synchronizaton capability is provided to allow synchronized timing between multiple channels or multiple devices. programming and control of the ad9640 are accomplished using a 3-bit spi-compatible serial interface. adc architecture the ad9640 architecture consists of a dual front-end sample- and-hold amplifier (sha), followed by a pipelined, switched capacitor adc. the quantized outputs from each stage are combined into a final 14-bit result in the digital correction logic. the pipelined architecture permits the first stage to operate on a new input sample, and the remaining stages operate on preceding samples. sampling occurs on the rising edge of the clock. each stage of the pipeline, excluding the last, consists of a low resolution flash adc connected to a switched capacitor digital- to-analog converter (dac) and an interstage residue amplifier (mdac). the residue amplifier magnifies the difference between the reconstructed dac output and the flash input for the next stage in the pipeline. one bit of redundancy is used in each stage to facilitate digital correction of flash errors. the last stage simply consists of a flash adc. the input stage of each channel contains a differential sha that can be ac- or dc-coupled in differential or single-ended modes. the output staging block aligns the data, carries out error correc- tion, and passes the data to the output buffers. the output buffers are powered from a separate supply, allowing adjustment of the output voltage swing. during power-down, the output buffers go into a high impedance state. analog input considerations the analog input to the ad9640 is a differential switched capacitor sha that has been designed for optimum performance while processing a differential input signal. the clock signal alternatively switches the sha between sample mode and hold mode (see figure 45 ). when the sha is switched into sample mode, the signal source must be capable of charging the sample capacitors and settling within ? of a clock cycle. a small resistor in series with each input can help reduce the peak transient current required from the output stage of the driving source. a shunt capacitor can be placed across the inputs to provide dynamic charging currents. this passive network creates a low-pass filter at the adc input; therefore, the precise values are dependent on the application. in intermediate frequency (if) undersampling applications, any shunt capacitors should be reduced. in combination with the driving source impedance, they limit the input bandwidth. see the an-742 application note, frequency domain response of switched-capacitor adcs ; the an-827 application note, a resonant approach to interfacing amplifiers to switched-capacitor adcs ; and the analog dialogue article, transformer-coupled front-end for wideband a/d converters for more information on this subject. vin+ vin? c pin, par c pin, par c s c s c h c h h s s s s 06547-024 figure 45. switched-c apacitor sha input for best dynamic performance, the source impedances driving vin+ and vin? should be matched. an internal differential reference buffer creates positive and negative reference voltages that define the input span of the adc core. the span of the adc core is set by the buffer to 2 vref . input common mode the analog inputs of the ad9640 are not internally dc biased. in ac-coupled applications, the user must provide this bias externally. setting the device so that v cm = 0.55 avdd is recommended for optimum performance, but the device functions over a wider range with reasonable performance (see figure 44 ). an on-board common-mode voltage reference is included in the design and is available from the cml pin. optimum performance is achieved when the common-mode voltage of the analog input is set by the cml pin voltage (typically 0.55 avdd). the cml pin must be decoupled to ground by a 0.1 f capacitor, as described in the applications information section. differential input configurations optimum performance is achieved while driving the ad9640 in a differential input configuration. for baseband applications, the ad8138 differential driver provides excellent performance and a flexible interface to the adc.
ad9640 rev. b | page 26 of 52 the output common-mode voltage of the ad8138 is easily set with the cml pin of the ad9640 (see figure 46 ), and the driver can be configured in a sallen-key filter topology to provide band limiting of the input signal. avdd 1v p-p 49.9 ? 523 ? 0.1f r r c 499 ? 499 ? 499 ? ad8138 06547-025 ad9640 vin+ vin? cml figure 46. differential input configuration using the ad8138 for baseband applications where snr is a key parameter, differential transformer coupling is the recommended input configuration. an example is shown in figure 47 . to bias the analog input, the cml voltage can be connected to the center tap of the transformers secondary winding. 2v p-p 49.9 ? 0.1f r r c 06547-026 ad9640 vin+ vin? cml figure 47. differential transformer-coupled configuration the signal characteristics must be considered when selecting a transformer. most rf transformers saturate at frequencies below a few mhz, and excessive signal power can also cause core saturation, which leads to distortion. at input frequencies in the second nyquist zone and above, the noise performance of most amplifiers is not adequate to achieve the true snr performance of the ad9640. for applications where snr is a key parameter, differential double balun coupling is the recommended input configuration (see figure 49 for an example). an alternative to using a transformer coupled input at frequencies in the second nyquist zone is to use the ad8352 differential driver. an example is shown in figure 50 . see the ad8352 data sheet for more information. in any configuration, the value of shunt capacitor c is dependent on the input frequency and source impedance and may need to be reduced or removed. tabl e 13 displays recommended values to set the rc network. however, these values are dependent on the input signal and should be used only as a starting guide. table 13. example rc network frequency range (mhz) r series ( each) c differential (pf) 0 to 70 33 15 70 to 200 33 5 200 to 300 15 5 >300 15 open single-ended input configuration a single-ended input can provide adequate performance in cost sensitive applications. in this configuration, sfdr and distortion performance degrade due to the large input common-mode swing. if the source impedances on each input are matched, there should be little effect on snr performance. figure 48 details a typical single-ended input configuration. 1v p-p r r c 49.9 ? 0.1f 10f 10f 0.1f av dd 1k? 1k ? 1k ? 1k ? ad9640 a v dd 06547-071 vin+ vin? figure 48. single-ended input configuration ad9640 r 0.1f 0.1f 2v p-p vin+ vin? cml c r 0.1f s 0.1f 06547-028 25 ? 25 ? s p a p figure 49. differential double balun input configuration ad9640 ad8352 0 ? r 0 ? c d r d r g 0.1f 0.1f 0.1f vin+ vin? cml c 0.1f 16 1 2 3 4 5 11 r 0.1f 0.1f 10 14 0.1f 8, 13 v cc 200 ? 200 ? 06547-070 analog input analog input figure 50. differential input configuration using the ad8352
ad9640 rev. b | page 27 of 52 voltage reference a stable and accurate voltage reference is built into the ad9640. the input range can be adjusted by varying the reference voltage applied to the ad9640, using either the internal reference or an externally applied reference voltage. the input span of the adc tracks reference voltage changes linearly. the various reference modes are summarized in the next few sections. the reference decoupling section describes the best practices pcb layout of the reference. internal reference connection a comparator within the ad9640 detects the potential at the sense pin and configures the reference into four possible modes, which are summarized in table 14 . if sense is grounded, the reference amplifier switch is connected to the internal resistor divider (see figure 51 ), setting vref to 1 v. connecting the sense pin to vref switches the reference amplifier output to the sense pin, completing the loop and providing a 0.5 v reference output. if a resistor divider is connected external to the chip, as shown in figure 52 , the switch again sets to the sense pin. this puts the reference amplifier in a noninverting mode with the vref output defined as ? ? ? ? ? ? += r1 r2 vref 15. 0 the input range of the adc always equals twice the voltage at the reference pin for either an internal or an external reference. vref sense 0.5v ad9640 select logic 0.1f 1.0f 06547-030 vin?a/vin?b vin+a/vin+b adc core figure 51. internal reference configuration 0.5v ad9640 select logic 06547-031 vin?a/vin?b vin+a/vin+b adc core vref sense 0.1f 1.0f r2 r1 figure 52. programmable reference configuration if the internal reference of the ad9640 is used to drive multiple converters to improve gain matching, the loading of the reference by the other converters must be considered. figure 53 shows how the internal reference voltage is affected by loading. 0 ?1.25 02 load current (ma) reference voltage error (%) . 0 ?0.25 ?0.50 ?0.75 ?1.00 0.5 1.0 1.5 vref = 0.5v vref = 1v 06547-080 figure 53. vref accuracy vs. load external reference operation the use of an external reference may be necessary to enhance the gain accuracy of the adc or improve thermal drift charac- teristics. figure 54 shows the typical drift characteristics of the internal reference in 1 v mode. table 14. reference configuration summary selected mode sense voltage resulting vref (v) resulting differential span (v p-p) external reference avdd n/a 2 external reference internal fixed reference vref 0.5 1.0 programmable reference 0.2 v to vref ? ? ? ? ? ? + 15.0 (see figure 52 ) 2 vref internal fixed reference agnd to 0.2 v 1.0 2.0
ad9640 rev. b | page 28 of 52 2.5 ?2.5 ?40 06547-099 temperature (c) reference voltage error (mv) 2.0 1.5 1.0 0 ?0.5 ?1.0 ?1.5 ?2.0 ?200 20406080 figure 54. typical vref drift when the sense pin is tied to avdd, the internal reference is disabled, allowing the use of an external reference. an internal reference buffer loads the external reference with an equivalent 6 k load (see figure 15 ). the internal buffer generates the positive and negative full-scale references for the adc core. therefore, the external reference must be limited to a maximum of 1 v. clock input considerations for optimum performance, the ad9640 sample clock inputs clk+, and clk? should be clocked with a differential signal. the signal is typically ac-coupled into the clk+ and clk? pins via a transformer or capacitors. these pins are biased internally (see figure 55 ) and require no external bias. 0 6547-034 1.2v a v dd 2pf 2pf clk? clk+ figure 55. equivalent clock input circuit clock input options the ad9640 has a very flexible clock input structure. clock input can be a cmos, lvds, lvpecl, or sine wave signal. regardless of the type of signal being used, the jitter of the clock source is of the most concern, as described in the jitter considerations section. figure 56 and figure 57 show two preferred methods for clocking the ad9640 (at clock rates to 625 mhz). a low jitter clock source is converted from a single-ended signal to a differential signal using either an rf balun or an rf transformer. the rf balun configuration is recommended for clock frequencies between 125 mhz and 625 mhz, and the rf transformer is recommended for clock frequencies from 10 mhz to 200mhz. the back-to-back schottky diodes across the transformer/balun secondary limit clock excursions into the ad9640 to approximately 0.8 v p-p differential. this helps prevent the large voltage swings of the clock from feeding through to other portions of the ad9640, while preserving the fast rise and fall times of the signal that are critical to a low jitter performance. 0.1f 0.1f 0.1f 0.1f schottky diodes: hsms2822 cloc k input 50? 100 ? clk? clk+ adc ad9640 mini-circuits adt1?1wt, 1:1z xfmr 06547-035 figure 56. transformer coupled differential clock (up to 200 mhz) 0.1f 0.1f 1nf clock input 1nf 50? clk? clk+ adc ad9640 0 6547-101 schottky diodes: hsms2822 figure 57. balun coupled differential clock (up to 625 mhz) if a low jitter clock source is not available, another option is to ac couple a differential pecl signal to the sample clock input pins, as shown in figure 58 . the ad9510/ ad9511 / ad9512 / ad9513/ ad9514 / ad9515 / ad9516 clock drivers offer excellent jitter performance. 100 ? 0.1f 0.1f 0.1f 0.1f 240 ? 240 ? pecl driver 50k ? 50k ? clk? clk+ adc ad9640 clock input clock input 06547-036 ad951x figure 58. differential pecl sample clock (up to 625 mhz) a third option is to ac-couple a differential lvds signal to the sample clock input pins, as shown in figure 59 . the ad9510 / ad9511/ ad9512 / ad9513 / ad9514/ ad9515 / ad9516 clock drivers offer excellent jitter performance. 100 ? 0.1f 0.1f 0.1f 0.1f 50k ? 50k ? clk? clk+ adc ad9640 clock input clock input 06547-037 ad951x lvds driver figure 59. differential lvds sample clock (up to 625 mhz) in some applications, it may be acceptable to drive the sample clock inputs with a single-ended cmos signal. in such applica- tions, clk+ should be directly driven from a cmos gate, and the clk? pin should be bypassed to ground with a 0.1 f capacitor in parallel with a 39 k resistor (see figure 60 ).
ad9640 rev. b | page 29 of 52 clk+ can be directly driven from a cmos gate. although the clk+ input circuit supply is avdd (1.8 v), this input is designed to withstand input voltages up to 3.6 v, making the selection of the drive logic voltage very flexible. optional 100 ? 0.1f 0.1f 0.1f 39 k ? 50 ? 1 1 50 ? resistor is optional clk? clk+ adc ad9640 v cc 1k? 1k? clock input 06547-038 ad951x cmos driver figure 60. single-ended 1.8 v cmos sample clock (up to 150 msps) 1 50 ? resistor is optional optional 100? 0.1f 0.1f 0.1f v cc 50 ? 1 clk? clk+ adc ad9640 1k? 1k? clock input 06547-039 ad951x cmos driver figure 61. single-ended 3.3 v cmos sample clock (up to 150 msps) input clock divider the ad9640 contains an input clock divider with the ability to divide the input clock by integer values between 1 and 8. if a divide ratio other than 1 is selected, the duty cycle stabilizer is automatically enabled. the ad9640 clock divider can be synchronized using the external sync input. bit 1 and bit 2 of register 0x100 allow the clock divider to be resynchronized on every sync signal or only on the first sync signal after the register is written. a valid sync causes the clock divider to reset to its initial state. this synchro- nization feature allows multiple parts to have their clock dividers aligned to guarantee simultaneous input sampling. clock duty cycle typical high speed adcs use both clock edges to generate a variety of internal timing signals and, as a result, may be sensitive to clock duty cycle. commonly, a 5% tolerance is required on the clock duty cycle to maintain dynamic performance characteristics. the ad9640 contains a duty cycle stabilizer (dcs) that retimes the nonsampling (falling) edge, providing an internal clock signal with a nominal 50% duty cycle. this allows the user to provide a wide range of clock input duty cycles without affecting the performance of the ad9640. noise and distortion performance are nearly flat for a wide range of duty cycles with the dcs on, as shown in figure 43 . jitter in the rising edge of the input is still of paramount concern and is not easily reduced by the internal stabilization circuit. the duty cycle control loop does not function for clock rates less than 20 mhz nominally. the loop has a time constant associated with it that needs to be considered where the clock rate can change dynamically. this requires a wait time of 1.5 s to 5 s after a dynamic clock frequency increase or decrease before the dcs loop is relocked to the input signal. during the time period the loop is not locked, the dcs loop is bypassed, and internal device timing is dependent on the duty cycle of the input clock signal. in such applications, it may be appropriate to disable the duty cycle stabilizer. in all other applications, enabling the dcs circuit is recommended to maximize ac performance. jitter considerations high speed, high resolution adcs are sensitive to the quality of the clock input. the degradation in snr from the low frequency snr (snr lf ) at a given input frequency (f input ) due to jitter (t jrms ) can be calculated by snr hf = ?10 log[(2 f input t jrms ) 2 + 10 ] )10/( lf snr in the equation, the rms aperture jitter represents the clock input jitter specification. if undersampling applications are particularly sensitive to jitter, as illustrated in figure 62 . 75 70 65 60 55 50 45 40 1 10 100 1000 snr (dbc) input frequency (mhz) 06547-041 3.00ps 0.05ps measured performance 0.20ps 0.5ps 1.0ps 1.50ps 2.00ps 2.50ps figure 62. snr vs. input frequency and jitter the clock input should be treated as an analog signal in cases where aperture jitter may affect the dynamic range of the ad9640. power supplies for clock drivers should be separated from the adc output driver supplies to avoid modulating the clock signal with digital noise. low jitter, crystal-controlled oscillators make the best clock sources. if the clock is generated from another type of source (by gating, dividing, or other methods), it should be retimed by the original clock at the last step. see the an-501 application note and an-756 application note for more information about jitter performance as it relates to adcs.
ad9640 rev. b | page 30 of 52 power dissipation and standby mode as shown in figure 63 , the power dissipated by the ad9640 is proportional to its sample rate. in cmos output mode, the digital power dissipation is determined primarily by the strength of the digital drivers and the load on each output bit. the maximum drvdd current (i drvdd ) can be calculated as i drvdd = v drvdd c load f clk n where n is the number of output bits (30 in the case of the ad9640 with the fd bits disabled). this maximum current occurs when every output bit switches on every clock cycle, that is, a full- scale square wave at the nyquist frequency of f clk /2. in practice, the drvdd current is established by the average number of output bits switching, which is determined by the sample rate and the characteristics of the analog input signal. reducing the capacitive load presented to the output drivers can minimize digital power consumption. the data in figure 63 was taken with the same operating conditions as the typical performance characteristics , with a 5 pf load on each output driver. 0 150 125 1.25 0.75 1.0 0 06547-076 encode frequency (mhz) total power (w) supply current (a) 0.5 0.25 0.5 0.4 0.3 0.2 0.1 0 25 50 75 100 i avdd total power i drvdd i dvdd figure 63. ad9640-150 power and current vs. clock frequency 0 125 1.25 0.75 1.0 0 06547-075 encode frequency (mhz) total power (w) supply current (a) 0.5 0.25 0.5 0.4 0.3 0.2 0.1 0 25 50 75 100 i avdd total power i dvdd i drvdd figure 64. ad9640-125 power and current vs. clock frequency 0 1 0 encode frequency (mhz) total power (w) 0.75 0.25 0.5 25 50 75 100 06547-074 supply current (a) 0.4 0.3 0.2 0.1 0 i avdd total power i drvdd i dvdd figure 65. ad9640-105 power and current vs. clock frequency 08 0.75 0 06547-073 encode frequency (mhz) total power (w) supply current (a) 0 0.5 0.25 0.3 0.2 0.1 0 20 40 60 i avdd total power i drvdd i dvdd figure 66. ad9640-80 power and current vs. clock frequency by asserting pdwn (either through the spi port or by asserting the pdwn pin high), the ad9640 is placed in power-down mode. in this state, the adc typically dissipates 2.5 mw. during power-down, the output drivers are placed in a high impedance state. asserting the pdwn pin low returns the ad9640 to its normal operational mode. note that pdwn is referenced to the digital supplies (drvdd) and should not exceed that supply voltage. low power dissipation in power-down mode is achieved by shutting down the reference, reference buffer, biasing networks, and clock. internal capacitors are discharged when entering power- down mode and then must be recharged when returning to normal operation. as a result, wake-up time is related to the time spent in power-down mode, and shorter power-down cycles result in proportionally shorter wake-up times. when using the spi port interface, the user can place the adc in power-down mode or standby mode. standby mode allows the user to keep the internal reference circuitry powered when faster wake-up times are required. see the memory map register description section for more details.
ad9640 rev. b | page 31 of 52 digital outputs the ad9640 output drivers can be configured to interface with 1.8 v to 3.3 v cmos logic families by matching drvdd to the digital supply of the interfaced logic. the ad9640 can also be configured for lvds outputs using a drvdd supply voltage of 1.8 v. in cmos output mode, the output drivers are sized to provide sufficient output current to drive a wide variety of logic families. however, large drive currents tend to cause current glitches on the supplies that may affect converter performance. applications requiring the adc to drive large capacitive loads or large fan-outs may require external buffers or latches. the output data format can be selected for either offset binary or twos complement by setting the sclk/dfs pin when operating in the external pin mode (see table 15 ). as detailed in the an-877 application note, interfacing to high speed adcs via spi , the data format can be selected for offset binary, twos complement, or gray code when using the spi control. table 15. sclk/dfs mode selection (external pin mode) voltage at pin sclk/dfs sdio/dcs agnd offset binary (default) dcs disabled avdd twos complement dcs enabled (default) digital output enable function (oeb) the ad9640 has a flexible three-state ability for the digital output pins. the three-state mode is enabled using the smi sdo/oeb pin or through the spi interface. if the smi sdo/oeb pin is low, the output data drivers are enabled. if the smi sdo/oeb pin is high, the output data drivers are placed in a high impedance state. this oeb function is not intended for rapid access to the data bus. note that oeb is referenced to the digital supplies (drvdd) and should not exceed that supply voltage. when using the spi interface, the data and fast detect outputs of each channel can be independently three-stated by using the output enable bar bit in register 0x14. timing the ad9640 provides latched data with a pipeline delay of twelve clock cycles. data outputs are available one propagation delay (t pd ) after the rising edge of the clock signal. the length of the output data lines and loads placed on them should be minimized to reduce transients within the ad9640. these transients can degrade converter dynamic performance. the lowest typical conversion rate of the ad9640 is 10 msps. at clock rates below 10 msps, dynamic performance can degrade. data clock output (dco) the ad9640 provides two data clock output (dco) signals intended for capturing the data in an external register. the data outputs are valid on the rising edge of dco, unless the dco clock polarity has been changed via the spi. see figure 2 and figure 3 for a graphical timing description. table 16. output data format input (v) condition (v) offset binary output mode twos complement mode ovr vin+ ? vin? < ?vref ? 0.5 lsb 00 0000 0000 0000 10 0000 0000 0000 1 vin+ ? vin? = ?vref 00 0000 0000 0000 10 0000 0000 0000 0 vin+ ? vin? = 0 10 0000 0000 0000 00 0000 0000 0000 0 vin+ ? vin? = +vref ? 1.0 lsb 11 1111 1111 1111 01 1111 1111 1111 0 vin+ ? vin? > +vref ? 0.5 lsb 11 1111 1111 1111 01 1111 1111 1111 1
ad9640 rev. b | page 32 of 52 adc overrange and gain control in receiver applications, it is desirable to have a mechanism to reliably determine when the converter is about to be clipped. the standard overflow indicator provides after-the-fact infor- mation on the state of the analog input that is of limited usefulness. therefore, it is helpful to have a programmable threshold below full scale that allows time to reduce the gain before the clip actually occurs. in addition, because input signals can have significant slew rates, latency of this function is of major concern. highly pipelined converters can have significant latency. a good compromise is to use the output bits from the first stage of the adc for this function. latency for these output bits is very low, and overall resolution is not highly significant. peak input signals are typically between full scale and 6 db to 10 db below full scale. a 3-bit or 4-bit output provides adequate range and resolution for this function. using the spi port, the user can provide a threshold above which an overrange output is active. as long as the signal is below that threshold, the output should remain low. the fast detect outputs can also be programmed via the spi port so that one of the pins functions as a traditional overrange pin for customers who currently use this feature. in this mode, all 14 bits of the converter are examined in the traditional manner, and the output is high for the condition normally defined as overflow. in either mode, the magnitude of the data is considered in the calculation of the condition (but the sign of the data is not considered). the threshold detection responds identically to positive and negative signals outside the desired range (magnitude). fast detect overview the ad9640 contains circuitry to facilitate fast overrange detec- tion, allowing very flexible external gain control implementations. each adc has four fast detect (fd) output pins that are used to output information about the current state of the adc input level. the function of these pins is programmable via the fast detect mode select bits and the fast detect enable bit in register 0x104, allowing range information to be output from several points in the internal datapath. these output pins can also be set up to indicate the presence of overrange or underrange conditions, according to programmable threshold levels. table 17 shows the six configurations available for the fast detect pins. table 17. fast detect mode select bits settings fast detect mode select bits (register 0x104[3:1]) information presented on fast detect (fd) pins of each adc 1, 2 fd3 fd2 fd1 fd0 000 adc fast magnitude (see table 18 ) 001 adc fast magnitude (see table 19 ) or 010 adc fast magnitude (see table 20 ) or f_lt 011 adc fast magnitude (see table 20 ) c_ut f_lt 100 or c_ut f_ut f_lt 101 or f_ut ig dg 1 the fast detect pins are fd0a/fd0b to fd3a/fd3b for the cmos mode configuration and fd0+/fd0? to fd3+/fd3? for the lvds mode configuration. 2 see the adc overrange (or) and gain switching sections for more information about or, c_ut, f_ut, f_lt, ig, and dg. adc fast magnitude when the fast detect output pins are configured to output the adc fast magnitude (that is, when the fast detect mode select bits are set to 0b000), the information presented is the adc level from an early converter stage with a latency of only two clock cycles (when in cmos output mode). using the fast detect output pins in this configuration provides the earliest possible level indication information. because this information is provided early in the datapath, there is significant uncertainty in the level indicated. the nominal levels, along with the uncertainty indicated by the adc fast magnitude, are shown in table 18 . table 18. adc fast magnitude nomi nal levels with fast detect mode select bits = 000 adc fast magnitude on fd[3:0] pins nominal input magnitude below fs (db) nominal input magnitude uncertainty (db) 0000 ad9640 rev. b | page 33 of 52 when the fast detect mode select bits are set to 0b001, 0b010, or 0b011, a subset of the fast detect output pins is available. in these modes, the fast detect output pins have a latency of six clock cycles. table 19 shows the corresponding adc input levels when the fast detect mode select bits are set to 0b001 (that is, when adc fast magnitude is presented on the fd[3:1] pins). table 19. adc fast magnitude nominal levels with fast detect mode select bits = 001 adc fast magnitude on fd[3:1] pins nominal input magnitude below fs (db) nominal input magnitude uncertainty (db) 000 ad9640 rev. b | page 34 of 52 dbfs = 20 log( threshold magnitude /2 13 ) similarly, corresponds to the fine lower threshold bits, except that it is asserted only if the input magnitude is less than the value programmed in the fine lower threshold register after the dwell time elapses. the dwell time is set by the 16-bit dwell time value located at address 0x10a and address 0x10b and is set in units of adc input clock cycles ranging from 1 to 65,535. the fine lower threshold register is a 13-bit register that is compared with the magnitude at the output of the adc. this comparison is subject to the adc clock latency but allows a finer, more accurate comparison. the fine upper threshold magnitude is defined by the following equation: the decrement gain output works from the adc fast detect output pins, providing a fast indication of potential overrange conditions. the increment gain uses the comparison at the output of the adc, requiring the input magnitude to remain below an accurate, programmable level for a predefined period before signaling external circuitry to increase the gain. the operation of the increment gain output and the decrement gain output is shown in figure 67 . 0 6547-097 f_ut f_lt fine upper threshold fine lower threshold figure 67. threshold settings for f_ut and f_lt
ad9640 rev. b | page 35 of 52 signal monitor the signal monitor block provides additional information about the signal being digitized by the adc. the signal monitor computes the rms input magnitude, the peak magnitude, and/or the number of samples by which the magnitude exceeds a particular threshold. together, these functions can be used to gain insight into the signal characteristics and to estimate the peak/average ratio or even the shape of the complementary cumu- lative distribution function (ccdf) curve of the input signal. this information can be used to drive an agc loop to optimize the range of the adc in the presence of real-world signals. the signal monitor result values can be obtained from the part by reading back internal registers at address 0x116 to address 0x11b, using the spi port or the signal monitor sport output. the output contents of the spi-accessible signal monitor registers are set via the two signal monitor mode bits of the signal monitor control register. both adc channels must be configured for the same signal monitor mode (address 0x112). separate spi-accessible, 20-bit signal monitor result (smr) registers are provided for each adc channel. any combination of the signal monitor functions can also be output to the user via the serial sport interface. these outputs are enabled using the peak detector output enable bit, the rms/ms magnitude output enable bit, and the threshold crossing output enable bit in the signal monitor sport control register. for each signal monitor measurement, a programmable signal monitor period register (smpr) controls the duration of the measurement. this period of time is programmed as the number of input clock cycles in a 24-bit signal monitor period register located at address 0x113, address 0x114, and address 0x115. this register can be programmed with a period from 128 samples to 16.78 (2 24 ) million samples. because the dc offset of the adc can be significantly larger than the signal of interest (affecting the results from the signal monitor), a dc correction circuit is included as part of the signal monitor block to null the dc offset before measuring the power. peak detector mode the magnitude of the input port signal is monitored over a programmable time period (determined by the smpr) to give the peak value detected. this function is enabled by programming a logic 1 in the signal monitor mode bits of the signal monitor control register or by setting the peak detector output enable bit in the signal monitor sport control register. the 24-bit smpr must be programmed before activating this mode. after enabling this mode, the value in the smpr is loaded into a monitor period timer, and the countdown is started. the magni- tude of the input signal is compared with the value in the internal peak level holding register (not accessible to the user), and the greater of the two is updated as the current peak level. the initial value of the peak level holding register is set to the current adc input signal magnitude. this comparison continues until the monitor period timer reaches a count of 1. when the monitor period timer reaches a count of 1, the 13-bit peak level value is transferred to the signal monitor holding register (not accessible to the user), which can be read through the spi port or output through the sport serial interface. the monitor period timer is reloaded with the value in the smpr, and the countdown is restarted. in addition, the magnitude of the first input sample is updated in the peak level holding register, and the comparison and update procedure, as explained previously, continues. figure 68 is a block diagram of the peak detector logic. the smr register contains the absolute magnitude of the peak detected by the peak detector logic. signal monitor holding register (smr) magnitude storage register compare a>b to memory map/sport from memory map from input ports load clear load load is count = 1? down counter signal monitor period register 06547-044 figure 68. adc input peak detector block diagram rms/ms magnitude mode in this mode, the root-mean-square (rms) or mean-square (ms) magnitude of the input port signal is integrated (by adding an accumulator) over a programmable period of time (determined by the smpr) to give the rms or ms magnitude of the input signal. this mode is set by programming logic 0 in the signal monitor mode bits of the signal monitor control register or by setting the rms/ms magnitude output enable bit in the signal monitor sport control register. the 24-bit smpr, representing the period over which integration is performed, must be programmed before acti- vating this mode. after enabling the rms/ms magnitude mode, the value in the smpr is loaded into a monitor period timer, and the countdown is started immediately. each input sample is converted to floating-point format and squared. it is then converted to 11-bit, fixed-point format and added to the contents of the 24-bit accumulator. the integration continues until the monitor period timer reaches a count of 1. when the monitor period timer reaches a count of 1, the square root of the value in the accumulator is taken and transferred, after some formatting, to the signal monitor holding register, which can be read through the spi port or output through the sport serial port. the monitor period timer is reloaded with the value in the smpr, and the countdown is restarted. in addition, the first input sample signal power is updated in the accumulator, and the accumulation continues with the subsequent input samples.
ad9640 rev. b | page 36 of 52 figure 69 illustrates the rms magnitude monitoring logic. signal monitor holding register (smr) accumulator to memory map/sport from memory map from input ports load clear load is count = 1? down counter signal monitor period register 06547-092 figure 69. adc input rms magnitude monitoring block diagram for rms magnitude mode, the value in the signal monitor result (smr) register is a 20-bit fixed-point number. the following equation can be used to determine the rms magnitude in dbfs from the mag value in the register. note that if the signal monitor period (smp) is a power of 2, the second term in the equation becomes 0. rms magnitude = 20 log [] ? ? ? ? ? ? ? ? ? ? ? ? ? )(log 20 2 2 log10 2 smp ceil smp mag for ms magnitude mode, the value in the smr is a 20-bit fixed- point number. the following equation can be used to determine the ms magnitude in dbfs from the mag value in the register. note that if the smp is a power of 2, the second term in the equation becomes 0. ms magnitude = 10 log [] ? ? ? ? ? ? ? ? ? ? ? ? ? )(log 20 2 2 log10 2 smp ceil smp mag threshold crossing mode in the threshold crossing mode of operation, the magnitude of the input port signal is monitored over a programmable time period (given by the smpr) to count the number of times it crosses a certain programmable threshold value. this mode is set by programming logic 1x (where x is a dont care bit) in the signal monitor mode bits of the signal monitor control register or by setting the threshold crossing output enable bit in the signal monitor sport control register. before activating this mode, the user needs to program the 24-bit smpr and the 13-bit upper threshold register for each individual input port. the same upper threshold register is used for both signal moni- toring and gain control (see the adc overrange and gain control section). after entering this mode, the value in the smpr is loaded into a monitor period timer, and the countdown is started. the magni- tude of the input signal is compared with the upper threshold register (programmed previously) on each input clock cycle. if the input signal has a magnitude greater than the upper threshold register, the internal count register is incremented by 1. the initial value of the internal count register is set to 0. this comparison and incrementing of the internal count register continues until the monitor period timer reaches a count of 1. when the monitor period timer reaches a count of 1, the value in the internal count register is transferred to the signal monitor holding register, which can be read through the spi port or output through the sport serial port. the monitor period timer is reloaded with the value in the smpr register, and the countdown is restarted. the internal count register is also cleared to a value of 0. figure 70 illustrates the threshold crossing logic. the value in the smr register is the number of samples that have a magnitude greater than the threshold register. signal monitor holding register (smr) compare a>b upper threshold register compare a>b to memory map/sport from memory map from memory map from input ports load clear load is count = 1? down counter signal monitor period register b a 06547-046 figure 70. adc input threshold crossing block diagram additional control bits for additional flexibility in the signal monitoring process, two control bits are provided in the signal monitor control register. they are the signal monitor enable bit and the complex power calculation mode enable bit. signal monitor enable bit the signal monitor enable bit, bit 0 of register 0x112, enables operation of the signal monitor block. if the signal monitor function is not needed in a particular application, this bit should be cleared (default) to conserve power. complex power calculation mode enable bit when this bit is set, the part assumes that channel a is digitizing the i data and channel b is digitizing the q data for a complex input signal (or vice versa). in this mode, the power reported is equal to the following: 22 qi + this result is presented in the signal monitor dc value channel a register if the signal monitor mode bits are set to 00. the signal monitor dc value channel b register continues to compute the channel b value. dc correction because the dc offset of the adc may be significantly larger than the signal being measured, a dc correction circuit is included to null the dc offset before measuring the power. the dc correction circuit can also be switched into the main signal path, but this may not be appropriate if the adc is digitizing a time-varying signal with significant dc content, such as gsm.
ad9640 rev. b | page 37 of 52 dc correction bandwidth signal monitor sport output the dc correction circuit is a high-pass filter with a programmable bandwidth (ranging between 0.15 hz and 1.2 khz at 125 msps). the bandwidth is controlled by writing bits[5:2] of the signal monitor dc correction control register, located at address 0x10c. the sport is a serial interface with three output pins: smi sclk (sport clock), smi sdfs (sport frame sync), and smi sdo (sport data output). the sport is the master and drives all three sport output pins on the chip. the following equation can be used to compute the bandwidth value for the dc correction circuit: smi sclk the data output and frame sync are driven on the positive edge of the smi sclk. the smi sclk has three possible baud rates: 1/2, 1/4, or 1/8 the adc clock rate, based on the sport controls. the smi sclk can also be gated off when not sending any data, based on the sport smi sclk sleep bit. using this bit to disable the smi sclk when it is not needed can reduce any coupling errors back into the signal path, if these prove to be a problem in the system. doing so, however, has the disadvantage of spreading the frequency content of the clock. if desired, the smi sclk can be left running to ease frequency planning. = ?? 2 2__ 14 clk k f bwcorrdc where: k is the 4 bit value programmed in register 0x10c, bits[5:2] (values between 0 and 13 are valid for k; programming 14 or 15 provides the same result as programming 13). f clk is the adc sample rate in hertz (hz). dc correction readback the current dc correction value can be read back in register 0x10d and register 0x10e for channel a and in register 0x10f and register 0x110 for channel b. the dc correction value is a 14-bit value that can span the entire input range of the adc. smi sdfs the smi sdfs is the serial data frame sync, and it defines the start of a frame. one sport frame includes data from both datapaths. the data from datapath a is sent just after the frame sync, followed by data from datapath b. dc correction freeze setting bit 6 of register 0x10c freezes the dc correction at its current state and continues to use the last updated value as the dc correction value. clearing this bit restarts dc correction and adds the currently calculated value to the data. smi sdo the smi sdo is the serial data output of the block. the data is sent msb first on the next positive edge after the smi sdfs. each data output block includes one or more rms/ms magnitude, peak level, and threshold crossing values from each datapath in the stated order. if enabled, the data is sent, rms first, followed by peak and threshold, as shown in figure 71 . dc correction enable bits setting bit 0 of register 0x10c enables dc correction for use in the signal monitor calculations. the calculated dc correction value can be added to the output data signal path by setting bit 1 of register 0x10c. 20 cycles 16 cycles 16 cycles 20 cycles 16 cycles 16 cycles smi sdfs msb msb rms/ms ch a pk ch a pk ch b thr ch b rms/ms ch b rms/ms ch a lsb lsb thr ch a smi sdo s mi sclk gated, based on control 06547-094 figure 71. signal monitor sport output timing (rms/ms, peak, and threshold enabled) 20 cycles 16 cycles 20 cycles 16 cycles smi sclk smi sdfs smi sdo msb msb rms/ms ch a rms/ms ch a lsb thr ch a rms/ms ch b lsb thr ch b gated, based on control 06547-095 figure 72. signal monitor sport output timing (rms/ms and threshold enabled)
ad9640 rev. b | page 38 of 52 built-in self-test (bist) and output test the ad9640 includes built-in test fe atures to enable verification of the integrity of each channel as well as to facilitate board level debugging. a built-in self-test (bist) feature is included that verifies the integrity of the digital data path of the ad9640. various output test options are also provided to place predictable values on the outputs of the ad9640. built-in self-test (bist) the bist is a thorough test of the digital portion of the selected ad9640 signal path. when enabled, the test runs from an internal pn source through the digital data path starting at the adc block output. the bist sequence runs for 512 cycles and stops. the bist signature value for channel a or channel b is placed in register 0x024 and register 0x025. if one channel is chosen, its bist signature is written to the two registers. if both channels are chosen, the results from the a channel are placed in the bist signature register. the outputs are not disconnected during this test, so the pn sequence can be observed as it runs. the pn sequence can be continued from its last value or started from the beginning, based on the value programmed in register 0x00e, bit 2. the bist signature result varies based on the channel configuration. output test modes the output test options are shown in table 25 . when an output test mode is enabled, the analog section of the adc is discon- nected from the digital backend blocks and the test pattern is run through the output formatting block. some of the test patterns are subject to output formatting and some are not. the seed value for the pn sequence tests can be forced if the pn reset bits are used to hold the generator in reset mode by setting bit 4 or bit 5 of register 0x0d. these tests can be performed with or without an analog signal (if present, the analog signal is ignored), but they do require an encode clock. for more information, see the an-877 application note, interfacing to high speed adcs via spi .
ad9640 rev. b | page 39 of 52 channel/chip synchronization the ad9640 has a sync input that allows the user flexible synchronization options for synchronizing the internal blocks. the clock divider sync feature is useful to guarantee synchronized sample clocks across multiple adcs. the signal monitor block can also be synchronized using the sync input allowing properties of the input signal to be measured during a specific time period. the input clock divider can be enabled to synchronize on a single occurrence of the sync signal or on every occurrence. the signal monitor block is synchronized on every sync input signal. the sync input is internally synchronized to the sample clock; however, to ensure there is no timing uncertainty between multiple parts, the sync input signal should be externally synchronized to the input clock signal, meeting the setup and hold times shown in table 8 . the sync input should be driven using a single- ended cmos-type signal.
ad9640 rev. b | page 40 of 52 serial port interface (spi) the ad9640 serial port interface (spi) allows the user to configure the converter for specific functions or operations through a structured register space provided inside the adc. this gives the user added flexibility and customization depending on the application. addresses are accessed via the serial port and can be written to or read from via the port. memory is organized into bytes that can be further divided into fields, which are documented in the memory map section. for detailed operational information, see the an-877 application note, interfacing to high speed adcs via spi . configuration using the spi there are three pins that define the spi of this adc. they are the sclk/dfs pin, the sdio/dcs pin, and the csb pin (see table 22 ). the sclk/dfs (a serial clock) is used to synchronize the read and write data presented from and to the adc. the sdio/dcs (serial data input/output) is a dual-purpose pin that allows data to be sent and read from the internal adc memory map registers. the csb (chip select bar) is an active-low control that enables or disables the read and write cycles. table 22. serial port interface pins pin function sclk serial clock. the serial shift clock input. sclk is used to synchronize serial interface reads and writes. sdio serial data input/output. a dual-purpose pin. the typical role for this pin is an inp ut and output depending on the instruction being sent and the relative position in the timing frame. csb chip select bar. an active-low control that gates the read and write cycles. the falling edge of the csb, in conjunction with the rising edge of the sclk, determines the start of the framing. an example of the serial timing and its definitions can be found in figure 73 and table 8 . other modes involving the csb are available. the csb can be held low indefinitely, which permanently enables the device; this is called streaming. the csb may stall high between bytes to allow for additional external timing. when csb is tied high, spi functions are placed in high impedance mode. this mode turns on any spi pin secondary functions. during an instruction phase, a 16-bit instruction is transmitted. data follows the instruction phase, and its length is determined by the w0 and w1 bits. all data is composed of 8-bit words. the first bit of the first byte in a multibyte serial data transfer frame indicates whether a read command or a write command is issued. this allows the serial data input/output (sdio) pin to change direction from an input to an output. in addition to word length, the instruction phase determines if the serial frame is a read or write operation, allowing the serial port to be used to both program the chip as well as read the contents of the on-chip memory. if the instruction is a readback operation, performing a readback causes the serial data input/ output (sdio) pin to change direction from an input to an output at the appropriate point in the serial frame. data can be sent in msb first mode or lsb first mode. msb first is the default on power-up and can be changed via the configuration register. for more information about this and other features, see the an-877 application note, interfacing to high speed adcs via spi . hardware interface the pins described in table 22 comprise the physical interface between the users programming device and the serial port of the ad9640. the sclk pin and the csb pin function as inputs when using the spi interface. the sdio pin is bidirectional, functioning as an input during write phases and as an output during readback. the spi interface is flexible enough to be controlled by either fpgas or microcontrollers. one method for spi configuration is described in detail in the an-812 application note, microcontroller-based serial port interface boot circuit . the spi port should not be active during periods when the full dynamic performance of the converter is required. because the sclk signal, the csb signal, and the sdio signal are typically asynchronous to the adc clock, noise from these signals can degrade converter performance. if the on-board spi bus is utilized for other devices, it may be necessary to provide buffers between this bus and the ad9640 to keep these signals from transitioning at the converter inputs during critical sampling periods. some pins serve a dual function when the spi interface is not being used. when the pins are strapped to avdd or ground during device power-on, they are associated with a specific function. the digital outputs section describes the strappable functions supported on the ad9640.
ad9640 rev. b | page 41 of 52 configuration without the spi in applications that do not interface to the spi control registers, the sdio/dcs pin, the sclk/dfs pin, the smi sdo/oeb pin, and the smi sclk/pdwn pin serve as standalone, cmos- compatible control pins. when the device is powered up, it is assumed that the user intends to use the pins as static control lines for the duty cycle stabilizer, output data format, output enable, and power-down feature control. in this mode, the csb chip select should be connected to avdd, which disables the serial port interface. table 23. mode selection pin external voltage configuration sdio/dcs avdd (default) duty cycle stabilizer enabled. agnd duty cycle stabilizer disabled. sclk/dfs avdd twos complement enabled. agnd (default) offset binary enabled. smi sdo/oeb avdd outputs in high impedance. agnd (default) outputs enabled. smi sclk/pdwn avdd chip in power-down or standby. agnd (default) no rmal operation. spi accessible features a brief description of general features accessible via the spi follows. these features are described in detail in the an-877 application note, interfacing to high speed adcs via spi . the ad9640 part-specific features are described in detail following table 25 , the external memory map register table. table 24. features accessible using the spi feature name description modes allows user to set either power-down mode or standby mode. clock allows user to access the dcs via the spi. offset allows user to digitally adjust the converter offset. test i/o allows user to set test modes to have known data on output bits. output mode allows user to set up outputs. output phase allows user to se t the output clock polarity. output delay allows user to vary the dco delay. vref allows user to set the reference voltage. don?t care don?t care don?t care don?t care sdio sclk csb t s t dh t clk t ds t h r/w w1 w0 a12 a11 a10 a9 a8 a7 d5 d4 d3 d2 d1 d0 06547-049 t low t high figure 73. serial port interface timing diagram
ad9640 rev. b | page 42 of 52 memory map reading the memory map table each row in the memory map table has eight bit locations. the memory map is roughly divided into four sections: chip configura- tion and id register map (address 0x00 to address 0x02); adc setup, control, and test (address 0x08 to address 0x25); the channel index and transfer re gister map (address 0x05 to address 0xff); and digital feature control (address 0x100 to address 0x11b). starting from the right hand column, the memory map register in table 25 documents the default hex value for each hex address shown. the column with the heading bit 7 (msb) is the start of the default hex value given. for example, address 0x18, vref select, has a hex default value of 0xc0. this means bit 7 = 1, bit 6 = 1, and the remaining bits are 0s. this setting is the default reference selection setting. the default value uses a 2.0 v peak- to-peak reference. for more information on this function and others, see the an-877 application note, interfacing to high speed adcs via spi. this document details the functions controlled by register 0x00 to register 0xff. the remaining registers, from register 0x100 to register 0x11b, are documented in the memory map register description section. open locations all address and bit locations that are not included in table 25 are currently not supported for this device. unused bits of a valid address location should be written with 0s. writing to these locations is required only when part of an address location is open (for example, address 0x18). if the entire address location is open (for example, address 0x13), this address location should not be written. default values coming out of reset, critical registers are loaded with default values. the default values for the registers are given in the memory map register table, table 25 . logic levels an explanation of logic level terminology follows: ? bit is set is synonymous with bit is set to logic 1 or writing logic 1 for the bit. ? clear a bit is synonymous with bit is set to logic 0 or writing logic 0 for the bit. transfer register map address 0x08 to address 0x18 are shadowed. writes to these addresses do not affect part operation until a transfer command is issued by writing 0x01 to address 0xff, setting the transfer bit. this allows these registers to be updated internally and simulta- neously when the transfer bit is set. the internal update takes place when the transfer bit is set, and the bit autoclears. channel-specific registers some channel setup functions, such as the signal monitor thresholds, can be programmed differently for each channel. in these cases, channel address locations are internally duplicated for each channel. these registers are designated in the parameter name column of tabl e 25 as local registers. these local registers can be accessed by setting the appropriate channel a or channel b bits in register 0x05. if both bits are set, the subsequent write affects the registers of both channels. in a read cycle, only channel a or channel b should be set to read one of the two registers. if both bits are set during an spi read cycle, the part returns the value for channel a. registers designated as global in the parameter name column of tabl e 25 affect the entire part or the channel features where independent settings are not allowed between the channels. the settings in register 0x05 do not affect the global registers.
ad9640 rev. b | page 43 of 52 external memory map table 25. memory map registers addr (hex) register name bit 7 (msb) bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 (lsb) default value (hex) default notes/ comments chip configuration registers 0x00 spi port configuration (global) 0 lsb first soft reset 1 1 soft reset lsb first 0 0x18 the nibbles are mirrored so that lsb-first mode or msb-first mode registers correctly, regardless of shift mode 0x01 chip id (global) 8-bit chip id[7:0] (ad9640 = 0x11) (default) 0x11 read only read only 0x02 chip grade (global) open open speed grade id 00 = 150 msps 01 = 125 msps 10 = 105 msps 11 = 80 msps open open open open read only speed grade id used to differentiate devices channel index and transfer registers 0x05 channel index open open open open open open data channel b (default) data channel a (default) 0x03 bits are set to determine which device on the chip receives the next write command; applies to local registers 0xff device update open open ope n open open open ope n transfer 0x00 synchronously transfers data from the master shift register to the slave adc functions 0x08 power mo des open open external power- down pin function (global) 0 = pdwn 1 = stndby open open open internal power-down mode (local) 00 = normal operation 01 = full power-down 10 = standby 11 = normal operation 0x00 determines various generic modes of chip operation 0x09 global clock (global) open open open ope n open open open duty cycle stabilizer (default) 0x01 0x0b clock divide (global) open open open open open clock divide ratio 000 = divide by 1 001 = divide by 2 010 = divide by 3 011 = divide by 4 100 = divide by 5 101 = divide by 6 110 = divide by 7 111 = divide by 8 0x00 clock divide values other than 000 automatically cause the duty cycle stabilizer to become active 0x0d test mode (local) open open reset pn long gen reset pnshort gen open output test mode 000 = off (default) 001 = midscale short 010 = positive fs 011 = negative fs 100 = alternating checker board 101 = pn long sequence 110 = pn short sequence 111 = one/zero word toggle 0x00 when set, the test data is placed on the output pins in place of normal data
ad9640 rev. b | page 44 of 52 addr (hex) register name bit 7 (msb) bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 (lsb) default value (hex) default notes/ comments 0x0e bist enable (local) open open open open open reset bist sequence open bist enable 0x00 0x10 offset adjust (local) open open offset adjust in lsbs from +31 to ?32 (twos complement format) 0x00 0x14 output mode drive strength 0 v to 3.3 v cmos or ansi lvds: 1 v to 1.8 v cmos or reduced: lvds (global) output type 0 = cmos 1 = lvds (global) open output enable bar (local) open output invert (local) 00 = offset binary 01 = twos complement 01 = gray code 11 = offset binary (local) 0x00 configures the outputs and the format of the data 0x16 clock phase control (global) invert dco clock open open open open in put clock divider phase adjust 000 = no delay 001 = 1 input clock cycle 010 = 2 input clock cycles 011 = 3 input clock cycles 100 = 4 input clock cycles 101 = 5 input clock cycles 110 = 6 input clock cycles 0x00 allows selection of clock delays into the input clock divider 0x17 dco output delay (global) open open open dco clock delay (delay = 2500 ps register value/31) 00000 = 0 ps 00001 = 81 ps 00010 = 161 ps 11110 = 2419 ps 11111 = 2500 ps 0x00 0x18 vref select (global) reference voltage selection 00 = 1.25 v p-p 01 = 1.5 v p-p 10 = 1.75 v p-p 11 = 2.0 v p-p (default) open open open open open open 0xc0 0x24 bist signature lsb (local) bist signature[7:0] 0x00 read only 0x25 bist signature msb (local) bist signature[15:8] 0x00 read only digital feature control 0x100 sync control (global) sm sync enable open open open open clock divider next sync only clock divider sync enable master sync enable 0x00 0x104 fast detect control (local) open open open open fast de tect mode select[2:0] fast detect enable 0x00 0x106 fine upper threshold register 0 (local) fine upper threshold[7:0] 0x00 0x107 fine upper threshold register 1 (local) open open open fine upper threshold[12:8] 0x00 0x108 fine lower threshold register 0 (local) fine lower thresh old[7:0] 0x00 0x109 fine lower threshold register 1 (local) open open open fine lower threshold[12:8] 0x00
ad9640 rev. b | page 45 of 52 addr (hex) register name bit 7 (msb) bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 (lsb) default value (hex) default notes/ comments 0x10c signal monitor dc correction control (global) open dc correction freeze dc correction bandwidth[3:0] dc correction for signal path enable dc correction for sm enable 0x00 0x10d signal monitor dc value channel a register 0 (global) dc value channel a[7:0] read only 0x10e signal monitor dc value channel a register 1 (global) open open dc value channe l a[13:8] read only 0x10f signal monitor dc value channel b register 0 (global) dc value channel b[7:0] read only 0x110 signal monitor dc value channel b register 1 (global) open open dc value channe l b[13:8] read only 0x111 signal monitor sport control (global) open rms/ms magnitude output enable peak power output enable threshold crossing output enable sport smi clk divide 00 = undefined 01 = divide by 2 10 = divide by 4 11 = divide by 8 sport smi sclk sleep signal monitor sport output enable 0x04 0x112 signal monitor control (global) complex power calculation mode enable open open open ms mode 0 = rms 1 = ms signal monitor mode 00 = rms/ms magnitude 01 = peak power 1x = threshold count signal monitor enable 0x00 0x113 signal monitor period register 0 (global) signal monitor period[7:0] 0x40 in adc clock cycles 0x114 signal monitor period register 1 (global) signal monitor period[15:8] 0x00 in adc clock cycles 0x115 signal monitor period register 2 (global) signal monitor period[23:16] 0x00 in adc clock cycles 0x116 signal monitor result channel a register 0 (global) signal monitor result channel a[7:0] read only 0x117 signal monitor result channel a register 1 (global) signal monitor result channel a[15:8] read only 0x118 signal monitor result channel a register 2 (global) open open open open signal monitor value channel a[19:16] read only 0x119 signal monitor result channel b register 0 (global) signal monitor result cha nnel b[7:0] read only
ad9640 rev. b | page 46 of 52 addr (hex) register name bit 7 (msb) bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 (lsb) default value (hex) default notes/ comments 0x11a signal monitor result channel b register 1 (global) signal monitor result cha nnel b[15:8] read only 0x11b signal monitor result channel b register 2 (global) open open open open signal monitor result channel b[19:16] read only memory map register description for additional information about functions controlled in register 0x00 to register 0xff, see the an-877 application note, interfacing to high speed adcs via spi . sync control (register 0x100) bit 7signal monitor sync enable bit 7 enables the sync pulse from the external sync input to the signal monitor block. the sync signal is passed when bit 7 is high and bit 0 is high. this is continuous sync mode. bits[6:3]reserved bit 2clock divider next sync only if the sync enable bit (address 0x100[0]) is high and the clock divider sync enable (address 0x100[1]) is high, bit 2 allows the clock divider to sync to the first sync pulse it receives and ignore the rest. address 0x100[1] resets after it syncs. bit 1clock divider sync enable bit 1 gates the sync pulse to the clock divider. the sync signal is passed when bit 1 is high and bit 0 is high. this is continuous sync mode. bit 0master sync enable bit 0 must be high to enable any of the sync functions. fast detect control (register 0x104) bits74reserved bits31fast detect mode select these bits set the mode of the fast detect output bits according to table 17 . bit 0fast detect enable bit 0 is used to enable the fast detect bits. when the fast detect outputs are disabled, the outputs go into a high impedance state. in lvds mode, when the outputs are interleaved, the outputs go high-z only if both channels are turned off (power-down/standby/ output disabled). if only one channel is turned off (power-down/ standby/output disabled), the fast detect outputs repeat the data of the active channel. fine upper threshold (registe r 0x106 and register 0x107) register 0x106 bits70fine upper threshold70 register 0x107 bits75reserved register 0x107 bits40fine upper threshold128 these registers provide the fine upper limit threshold. this 13-bit value is compared to the 13-bit magnitude from the adc block and, if the adc magnitude exceeds this threshold value, the f_ut flag is set. fine lower threshold (registe r 0x108 and register 0x109) register 0x108 bits70fine lower threshold [ 7:0] register 0x109, bits[7:5]reserved register 0x109, bits[4:0]fine lower threshold[12:8] these registers provide a fine lower limit threshold. this 13-bit value is compared to the 13-bit magnitude from the adc block and, if the adc magnitude is less than this threshold value, the f_lt flag is set. signal monitor dc correction control (register 0x10c) bit 7reserved bit 6dc correction freeze when bit 6 is set high, the dc correction is no longer updated to the signal monitoring block. it holds the last dc value it calculated. bits[5:2]dc correction bandwidth these bits set the averaging time of the signal monitor dc correc- tion function. it is a 4-bit word that sets the bandwidth of the correction block (see table 26 ).
ad9640 rev. b | page 47 of 52 table 26. dc correction bandwidth dc correction control register 0x10c[5:2] bandwidth (hz) 0000 1218.56 0001 609.28 0010 304.64 0011 152.32 0100 76.16 0101 38.08 0110 19.04 0111 9.52 1000 4.76 1001 2.38 1010 1.19 1011 0.60 1100 0.30 1101 0.15 1110 0.15 1111 0.15 bit 1dc correction for signal path enable setting bit 1 high causes the output of the dc measurement block to be summed with the data in the signal path to remove the dc offset from the signal path. bit 0dc correction for sm enable bit 0 enables the dc correction function in the signal monitoring block. the dc correction is an averaging function that can be used by the signal monitor to remove dc offset in the signal. removing this dc from the measurement allows a more accurate reading. signal monitor dc value channel a (register 0x10d and register 0x10e) register 0x10d, bits[7:0]channel a dc value[7:0] register 0x10e, bits[7:0]channel a dc value[13:8] these read-only registers hold the latest dc offset value computed by the signal monitor for channel a. signal monitor dc value channel b (register 0x10f and register 0x110) register 0x10f bits[7:0]channel b dc value[7:0] register 0x110 bits[7:0]channel b dc value[13:8] these read-only registers hold the latest dc offset value computed by the signal monitor for channel b. signal monitor sport co ntrol (register 0x111) bit 7reserved bit 6rms/ms magnitude output enable these bits enable the 20-bit rms or ms magnitude measurement as output on the sport. bit 5peak power output enable bit 5 enables the 13-bit peak measurement as output on the sport. bit 4threshold crossing output enable bit 4 enables the 13-bit threshold measurement as output on the sport. bits[3:2]sport smi sclk divide the values of these bits set the sport smi sclk divide ratio from the input clock. a value of 0x01 sets divide by 2 (default), a value of 0x10 sets divide by 4, and a value of 0x11 sets divide by 8. bit 1 sport smi sclk sleep setting bit 1 high causes the smi sclk to remain low when the signal monitor block has no data to transfer. bit 0signal monitor sport output enable when set, bit 0 enables the sport output of the signal monitor to begin shifting out the result data from the signal monitor block. signal monitor control (register 0x112) bit 7complex power calculation mode enable this mode assumes i data is present on one channel and q data is present on the opposite channel. the result reported is the complex power, measured as 22 qi + bits[6:4]reserved bit 3signal monitor rms/ms select setting bit 3 low selects rms power measurement mode. setting bit 3 high selects ms power measurement mode. bits[2:1]signal monitor mode bit 2 and bit 1 set the mode of the signal monitor for data output to register 0x116 to register 0x11b. setting bit 2 and bit 1 to 0x00 selects rms/ms power output; setting these bits to 0x01 selects peak power output; and setting 0x10 or 0x11 selects threshold crossing output. bit 0signal monitor enable setting bit 0 high enables the signal monitor block. signal monitor period (register 0x113 to register 0x115) register 0x113, bits[7:0]signal monitor period[7:0] register 0x114, bits[7:0]signal monitor period[15:8] register 0x115, bits[7:0]signal monitor period[23:16] this 24-bit value sets the number of clock cycles over which the signal monitor performs its operation. although this register defaults to 64 (0x40), the minimum value for this register is 128 (0x80) cycles C writing values less than 128 can cause inaccurate results.
ad9640 rev. b | page 48 of 52 signal monitor result ch annel a (register 0x116 to register 0x118) register 0x116, bits[7:0]signal monitor result channel a[7:0] register 0x117, bits[7:0]signal monitor result channel a[15:8] register 0x118, bits[7:4]reserved register 0x118, bits[3:0]signal monitor result channel a[19:16] this 20-bit value contains the result calculated by the signal monitoring block for channel a. the content is dependent on the settings in register 0x112[2:1]. signal monitor result channel b (register 0x119 to register 0x11b) register 0x119, bits[7:0] signal monitor result channel b[7:0] register 0x11a, bits[7:0]signal monitor result channel b[15:8] register 0x11b, bits[7:4]reserved register 0x11b, bits[3:0]signal monitor result channel b[19:16] this 20-bit value contains the result calculated by the signal monitoring block for channel b. the content is dependent on the settings in register 0x112[2:1].
ad9640 rev. b | page 49 of 52 applications information design guidelines before starting design and layout of the ad9640 as a system, it is recommended that the designer become familiar with these guidelines, which discuss the special circuit connections and layout requirements needed for certain pins. power and ground recommendations when connecting power to the ad9640, it is recommended that two separate 1.8 v supplies be used: one supply should be used for analog (avdd) and digital (dvdd), and a separate supply should be used for the digital outputs (drvdd). the avdd and dvdd supplies, while derived from the same source, should be isolated with a ferrite bead or filter choke and separate decoupling capacitors. the user can employ several different decoupling capacitors to cover both high and low frequencies. these should be located close to the point of entry at the pc board level and close to the parts pins with minimal trace length. a single pcb ground plane should be sufficient when using the ad9640. with proper decoupling and smart partitioning of the pcb analog, digital, and clock sections, optimum performance is easily achieved. lvds operation the ad9640 defaults to cmos output mode on power-up. if lvds operation is desired, this mode must be programmed using the spi configuration registers after power-up. when the ad9640 powers up in cmos mode with lvds termination resistors (100 ) on the outputs, the drvdd current may be higher than the typical value until the part is placed in lvds mode. this additional drvdd current does not cause damage to the ad9640, but it should be taken into account when consid- ering the maximum drvdd current for the part. to avoid this additional drvdd current, the ad9640 outputs can be disabled at power-up by taking the oeb pin high. after the part is placed into lvds mode via the spi port, the oeb pin can be taken low to enable the outputs. exposed paddle thermal heat slug recommendations it is mandatory that the exposed paddle on the underside of the adc be connected to analog ground (agnd) to achieve the best electrical and thermal performance. a continuous, exposed (no solder mask), copper plane on the pcb should mate to the ad9640 exposed paddle, pin 0. the copper plane should have several vias to achieve the lowest possible resistive thermal path for heat dissipation to flow through the bottom of the pcb. these vias should be filled or plugged with nonconductive epoxy. to maximize the coverage and adhesion between the adc and pcb, a silkscreen should be overlaid to partition the continuous plane on the pcb into several uniform sections. this provides several tie points between the two during the reflow process. using one continuous plane with no partitions guarantees only one tie point between the adc and pcb. see the evaluation board for a pcb layout example. for detailed information about packaging and pcb layout of chip scale packages, see the an-772 application note, a design and manufacturing guide for the lead frame chip scale package (lfcsp) . cml the cml pin should be decoupled to ground with a 0.1 f capacitor, as shown in figure 47 . rbias the ad9640 requires that a 10 k resistor be placed between the rbias pin and ground. this resistor sets the master current reference of the adc core and should have at least a 1% tolerance. reference decoupling the vref pin should be externally decoupled to ground with a low esr 1.0 f capacitor in parallel with a 0.1 f ceramic, low esr capacitor. spi port the spi port should not be active during periods when the full dynamic performance of the converter is required. because the sclk, csb, and sdio signals are typically asynchronous to the adc clock, noise from these signals can degrade converter performance. if the on-board spi bus is used for other devices, it may be necessary to provide buffers between this bus and the ad9640 to keep these signals from transitioning at the converter inputs during critical sampling periods.
ad9640 rev. b | page 50 of 52 outline dimensions compliant to jedec standards mo-220-vmmd-4 080108-c 0.25 min top view 8.75 bsc sq 9.00 bsc sq 1 64 16 17 49 48 32 33 0.50 0.40 0.30 0.50 bsc 0.20 ref 12 max 0.80 max 0.65 typ 1.00 0.85 0.80 7.50 ref 0.05 max 0.02 nom 0.60 max 0.60 max exposed pad (bottom view) seating plane pin 1 indicator 7.25 7.10 sq 6.95 pin 1 indicator 0.30 0.23 0.18 for proper connection of the exposed pad, refer to the pin configuration and function descriptions section of this data sheet. figure 74. 64-lead lead frame chip scale package [lfcsp_vq] 9 mm 9 mm body, very thin quad (cp-64-3) dimensions shown in millimeters compliant to jedec standards mo-220-vmmd-4 041509-a 0.25 min top view 8.75 bsc sq 9.00 bsc sq 1 64 16 17 49 48 32 33 0.50 0.40 0.30 0.50 bsc 0.20 ref 12 max 0.80 max 0.65 typ 1.00 0.85 0.80 7.50 ref 0.05 max 0.02 nom 0.60 max 0.60 max exposed pad (bottom view) seating plane pin 1 indicator 7.65 7.50 sq 7.35 pin 1 indicator 0.30 0.23 0.18 for proper connection of the exposed pad, refer to the pin configuration and function descriptions section of this data sheet. figure 75. 64-lead lead frame chip scale package [lfcsp_vq] 9 mm 9 mm body, very thin quad (cp-64-6) dimensions shown in millimeters
ad9640 rev. b | page 51 of 52 ordering guide model temperature range packag e description package option ad9640abcpz-150 1 , 2 ?40c to +85c 64-lead lead frame chip scale package [lfcsp_vq] cp-64-6 ad9640abcpz-125 1 , 2 ?40c to +85c 64-lead lead frame chip scale package [lfcsp_vq] cp-64-6 ad9640abcpz-105 1 , 2 ?40c to +85c 64-lead lead frame chip scale package [lfcsp_vq] cp-64-6 ad9640abcpz-80 1 , 2 ?40c to +85c 64-lead lead frame chip scale package [lfcsp_vq] cp-64-6 ad9640abcpzrl7-80 1 , 2 ?40c to +85c 64-lead lead frame chip scale package [lfcsp_vq] cp-64-6 ad9640bcpz-150 1 ?40c to +85c 64-lead lead frame chip scale package [lfcsp_vq] cp-64-3 ad9640bcpz-125 1 ?40c to +85c 64-lead lead frame chip scale package [lfcsp_vq] cp-64-3 ad9640bcpz-105 1 ?40c to +85c 64-lead lead frame chip scale package [lfcsp_vq] cp-64-3 ad9640bcpz-80 1 ?40c to +85c 64-lead lead frame chip scale package [lfcsp_vq] cp-64-3 ad9640-150ebz 1 evaluation board ad9640-125ebz 1 evaluation board AD9640-105EBZ 1 evaluation board ad9640-80ebz 1 evaluation board 1 z = rohs compliant part. 2 recommended for use in new de signs; reference pcn 09_0156.
ad9640 rev. b | page 52 of 52 notes ?2007C2009 analog devices, inc. all rights reserved. trademarks and registered trademarks are the prop erty of their respective owners. d06547-0-12/09(b)

▲Up To Search▲

Price & Availability of AD9640-105EBZ

	To Download AD9640-105EBZ Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .